- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294733 > 91C100FDREVB (SMSC Corporation) FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY PDF資料下載
參數(shù)資料
| 型號： | 91C100FDREVB |
| 廠商： | SMSC Corporation |
| 英文描述： | FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY |
| 中文描述： | 宴快速以太網(wǎng)控制器以全雙工能力 |
| 文件頁數(shù)： | 25/68頁 |
| 文件大?。?/td> | 423K |
| 代理商： | 91C100FDREVB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
SMSC DS – LAN91C100FD REV. B
Page 31
Rev. 05/31/2000
Readback of the pointer will indicate the value of the address last accessed by the CPU (rather than the last pre-fetched).
This allows any interrupt routine that uses the pointer, to save it and restore it without affecting the process being
interrupted. The Pointer Register should not be loaded until the Data Register FIFO is empty. The NOT EMPTY bit of this register
can be read to determine if the FIFO is empty. On reads, if IOCHRDY is not connected to the host, the Data Register should not
be read before 370ns after the pointer was loaded to allow the Data Register FIFO to fill.
If the pointer is loaded using 8 bit writes, the low byte should be loaded first and the high byte last.
ETEN - When set enables EARLY Transmit underrun detection. Normal operation when clear.
NOT EMPTY - When set indicates that the Write Data FIFO is not empty yet. The CPU can verify that the FIFO is empty
before loading a new pointer value. This is a read only bit.
Note: If AUTO INCR. is not set, the pointer must be loaded with a dword aligned value.
BANK 2
OFFSET
NAME
TYPE
SYMBOL
8 THROUGH Bh
DATA REGISTER
READ/WRITE
DATA
DATA HIGH
X
DATA LOW
X
DATA REGISTER - Used to read or write the data buffer byte/word presently addressed by the pointer register.
This register is mapped into two uni-directional FIFOs that allow moving words to and from the LAN91C100FD regardless
of whether the pointer address is even, odd or dword aligned. Data goes through the write FIFO into memory, and is pre-
fetched from memory into the read FIFO. If byte accesses are used, the appropriate (next) byte can be accessed through
the Data Low or Data High registers. The order to and from the FIFO is preserved. Byte, word and dword accesses can be
mixed on the fly in any order.
This register is mapped into two consecutive word locations to facilitate double word move operations regardless of the
actual bus width (16 or 32 bits). The DATA register is accessible at any address in the 8 through Ah range, while the
number of bytes being transferred is determined by A1 and nBE0-nBE3. The FIFOs are 12 bytes each.
BANK 2
OFFSET
NAME
TYPE
SYMBOL
C
INTERRUPT STATUS REGISTER
READ ONLY
IST
RX_DISC
INT
ERCV INT
EPH INT
RX_OVRN
INT
ALLOC INT
TX EMPTY
INT
TX INT
RCV INT
0
1
0
相關PDF資料 |
PDF描述 |
|---|---|
| 91C94 | ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM |
| 92_TNC-50-0-4/111_NE | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92_TNC-50-0-4/111_NM | BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK |
| 92082-314 | 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 92082-316 | 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 91C100GTQFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 91C100QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| 91C15JC353 | 制造商:STM 功能描述:CGB015X335C |
| 91C1A-A24-A13/A15 | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch |
| 91C1A-A24-A13/A15L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復。