參數(shù)資料
型號(hào): 91C100FDREVB
廠商: SMSC Corporation
英文描述: FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY
中文描述: 宴快速以太網(wǎng)控制器以全雙工能力
文件頁(yè)數(shù): 27/68頁(yè)
文件大小: 423K
代理商: 91C100FDREVB
SMSC DS – LAN91C100FD REV. B
Page 33
Rev. 05/31/2000
The TX EMPTY INT ENABLE should only be set after the following steps:
a) a packet is enqueued for transmission
b) the previous empty condition is cleared (acknowledged)
TX INT - Set when at least one packet transmission was completed. The first packet number to be serviced can be read
from the FIFO PORTS register. The TX INT bit is always the logic complement of the TEMPTY bit in the FIFO PORTS
register. After servicing a packet number, its TX INT interrupt is removed by writing the Interrupt Acknowledge Register with
the TX INT bit set.
RCV INT - Set when a receive interrupt is generated. The first packet number to be serviced can be read from the FIFO
PORTS register. The RCV INT bit is always the logic complement of the REMPTY bit in the FIFO PORTS register.
ERCV INT - Early receive interrupt. Set whenever a receive packet is being received, and the number of bytes received
into memory exceeds the value programmed as ERCV THRESHOLD (Bank 3, Offset Ch). ERCV INT stays set until
acknowledged by writing the INTERRUPT ACKNOWLEDGE REGISTER with the ERCV INT bit set.
Note: If the driver uses AUTO RELEASE mode it should enable TX EMPTY INT as well as TX INT. TX EMPTY INT will be
set when the complete sequence of packets is transmitted. TX INT will be set if the sequence stops due to a fatal error on
any of the packets in the sequence.
FIGURE 5 -
INTERRUPT
STRUCTURE
5
4
3
2
1
0
5
4
3
2
1
0
IN
T
E
R
U
P
T
S
TA
T
U
S
R
E
G
IS
T
E
R
IN
T
E
R
U
P
T
M
A
S
K
R
E
G
IS
T
E
R
O
E
nO
E
nR
D
IS
T
16
D
AT
A
B
U
S
D
0-
7
D
8-
15
E
D
G
E
D
E
T
E
C
TOR
O
N
LI
N
K
E
R
LE
M
A
S
K
C
T
R
-R
O
L
C
R
M
A
S
K
T
E
M
A
S
K
T
X
E
N
A
T
X
_S
V
C
E
P
H
S
R
IN
T
E
R
U
P
T
S
M
E
R
G
E
D
IN
TO
E
P
H
IN
T
D
2
D
4
D
S
Q
nQ
T
X
F
IF
O
E
M
P
T
Y
nW
R
A
C
K
D
S
Q
nQ
R
X
_O
V
R
N
(E
P
H
S
R
)
A
LL
O
C
AT
ION
FA
IL
E
D
T
X
C
O
M
P
LE
T
IO
N
F
IF
O
N
O
T
E
M
P
T
Y
R
C
V
F
IF
O
N
O
T
E
M
P
T
Y
R
C
V
IN
T
X
IN
T
X
E
M
P
T
Y
IN
T
A
LL
O
C
IN
T
R
X
_O
V
R
N
IN
T
E
P
H
IN
T
IN
T
M
A
IN
T
E
R
U
P
T
S
E
R
C
V
IN
T
6
相關(guān)PDF資料
PDF描述
91C94 ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
92_TNC-50-0-4/111_NE BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK
92_TNC-50-0-4/111_NM BOARD TERMINATED, FEMALE, TNC CONNECTOR, SURFACE MOUNT, JACK
92082-314 14 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
92082-316 16 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
91C100GTQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk
91C100QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
91C15JC353 制造商:STM 功能描述:CGB015X335C
91C1A-A24-A13/A15 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch
91C1A-A24-A13/A15L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:91, 92, 93, 94, 95, 96 - 5/8 ” Square Single-Turn Panel Control 97, 99 - 5/8 ” Square Single-Turn Panel Control with Rotary Switch