參數(shù)資料
型號： 9S12C128DGV1
英文描述： MC9S12C Family Device User Guide
中文描述： MC9S12C家庭設(shè)備用戶指南
文件頁數(shù)： 56/136頁
文件大?。?/td> 2190K
代理商： 9S12C128DGV1
Device User Guide — 9S12C128DGV1/D V01.10
56
2.2.1 Pin Initialization for 48 & 52 Pin LQFP bond-out versions
Not Bonded Pins If the port pins are not bonded out in the chosen package the user should initialize the
registers to be inputs with enabled pull resistance to avoid excess current consumption. This applies to the
following pins:
(48LQFP): Port A[7:1], Port B[7:5], Port B[3:0], PortE[6,5,3,2], Port P[7:6], PortP[4:0], Port J[7:6],
PortS[3:2]
(52LQFP): Port A[7:3], Port B[7:5], Port B[3:0], PortE[6,5,3,2], Port P[7:6], PortP[2:0], Port J[7:6],
PortS[3:2]
PP[2:0]
KWP[2:0]
PW[2:0]
VDDX
PERP/
PPSP
PERJ/
PPSJ
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERT/
PPST
PERT/
PPST
Disabled Port P I/O Pins, keypad wake-up, PWM outputs
PJ[7:6]
KWJ[7:6]
—
VDDX
Disabled Port J I/O Pins and keypad wake-up
PM5
SCK
—
VDDX
Up
Port M I/O Pin and SPI SCK signal
PM4
MOSI
—
VDDX
Up
Port M I/O Pin and SPI
MOSI
signal
PM3
SS
—
VDDX
Up
Port M I/O Pin and SPI SS signal
PM2
MISO
—
VDDX
Up
Port M I/O Pin and SPI
MISO
signal
PM1
TXCAN
—
VDDX
Up
Port M I/O Pin and CAN transmit signal
2
PM0
RXCAN
—
VDDX
Up
Port M I/O Pin and CAN receive signal
2
PS[3:2]
—
—
VDDX
Up
Port S I/O Pins
PS1
TXD
—
VDDX
Up
Port S I/O Pin and SCI transmit signal
PS0
RXD
—
VDDX
Up
Port S I/O Pin and SCI receive signal
PT[7:5]
IOC[7:5]
—
VDDX
Disabled
Port T I/O Pins shared with timer (TIM)
PT[4:0]
IOC[4:0]
PW[4:0]
VDDX
Disabled
Port T I/O Pins shared with timer and PWM
NOTES
:
1. The PortE output buffer enable signal control at reset is determined by the PEAR register and is mode dependent. E.g. in
special test mode RDWE=LSTRE=1 which enables the PE[3:2] output buffers and disables the pull-ups. Refer to S12_MEBI
user guide for PEAR register details.
2. CAN functionality is not available on the MC9S12GC-Family members
Pin Name
Function 1
Pin Name
Function 2
Pin Name
Function 3
Power
Domain
Internal Pull
Resistor
Description
CTRL
Reset
State
F
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
9S12D32DGV1 9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices
9S12DJ64DGV1 9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices
9S12DJ64-ZIP_PART2 MC9S12DJ64 Users Guides. zip format. part 2
9S12DP256BDGV2 9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices
9S12DP512DGV1 9S12Dx512 Device Guide
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9S12D32DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices
9S12DJ64DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices
9S12DP256BDGV1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Automotive applications
9S12DP256BDGV2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices
9S12DP512DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx512 Device Guide
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*