參數(shù)資料
型號: 9S12C128DGV1
英文描述: MC9S12C Family Device User Guide
中文描述: MC9S12C家庭設(shè)備用戶指南
文件頁數(shù): 69/136頁
文件大?。?/td> 2190K
代理商: 9S12C128DGV1
69
5.3 Resets
Resets are a subset of the interrupts featured in
Table 5-1
. The different sources capable of generating a
system reset are summarized in
Table 5-2
. When a reset occurs, MCU registers and control bits are
$FFF6, $FFF7
$FFF4, $FFF5
$FFF2, $FFF3
$FFF0, $FFF1
$FFEE, $FFEF
$FFEC, $FFED
$FFEA, $FFEB
$FFE8, $FFE9
$FFE6, $FFE7
$FFE4, $FFE5
$FFE2, $FFE3
$FFE0, $FFE1
$FFDE, $FFDF
$FFDC, $FFDD
$FFDA, $FFDB
$FFD8, $FFD9
SWI
XIRQ
IRQ
None
X-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
I-Bit
None
None
INTCR (IRQEN)
CRGINT (RTIE)
TIE (C0I)
TIE (C1I)
TIE (C2I)
TIE (C3I)
TIE (C4I)
TIE (C5I)
TIE (C6I)
TIE (C7I)
TMSK2 (TOI)
PACTL (PAOVI)
PACTL (PAI)
SPICR1 (SPIE, SPTIE)
SCICR2
(TIE, TCIE, RIE, ILIE)
Reserved
I-Bit
ATDCTL2 (ASCIE)
Reserved
I-Bit
PIEP (PIEP7-6)
Reserved
Reserved
Reserved
I-Bit
PLLCR (LOCKIE)
I-Bit
PLLCR (SCMIE)
Reserved
I-Bit
FCNFG (CCIE, CBEIE)
$F2
$F0
$EE
$EC
$EA
$E8
$E6
$E4
$E2
$E0
$DE
$DC
$DA
$D8
Real Time Interrupt
Standard Timer channel 0
Standard Timer channel 1
Standard Timer channel 2
Standard Timer channel 3
Standard Timer channel 4
Standard Timer channel 5
Standard Timer channel 6
Standard Timer channel 7
Standard Timer overflow
Pulse accumulator A overflow
Pulse accumulator input edge
SPI
$FFD6, $FFD7
SCI
I-Bit
$D6
$FFD4, $FFD5
$FFD2, $FFD3
$FFD0, $FFD1
$FFCE, $FFCF
$FFCC, $FFCD
$FFCA, $FFCB
$FFC8, $FFC9
$FFC6, $FFC7
$FFC4, $FFC5
$FFBA to $FFC3
$FFB8, $FFB9
ATD
$D2
Port J
$CE
CRG PLL lock
CRG Self Clock Mode
$C6
$C4
FLASH
$B8
$FFB6, $FFB7
CAN wake-up
1
CAN errors
1
CAN receive
1
CAN transmit
1
I-Bit
CANRIER (WUPIE)
$B6
$FFB4, $FFB5
I-Bit
CANRIER (CSCIE, OVRIE)
$B4
$FFB2, $FFB3
I-Bit
CANRIER (RXFIE)
$B2
$FFB0, $FFB1
I-Bit
CANTIER (TXEIE[2:0])
$B0
$FF90 to $FFAF
$FF8E, $FF8F
$FF8C, $FF8D
$FF8A, $FF8B
$FF80 to $FF89
Reserved
I-Bit
I-Bit
I-Bit
Reserved
Port P
PIEP (PIEP7-0)
PWMSDN(PWMIE)
CTRL0 (LVIE)
$8E
$8C
$8A
PWM Emergency Shutdown
VREG LVI
NOTES
:
1. Not available on MC9S12GC-Family members
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
9S12D32DGV1 9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices
9S12DJ64DGV1 9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices
9S12DJ64-ZIP_PART2 MC9S12DJ64 Users Guides. zip format. part 2
9S12DP256BDGV2 9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices
9S12DP512DGV1 9S12Dx512 Device Guide
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9S12D32DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DGDJ64DGV1 Device Guide. also covers 9S12D64. 9S12A64. 9S12D32. and 9S12A32 devices
9S12DJ64DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12DJ64DG Device Guide. also covers 9S12D64. 9S12A64. 9S12D32 and 9S12A32 devices
9S12DP256BDGV1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Automotive applications
9S12DP256BDGV2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx256B Device Guide. also covers C derivatives and 9S12Ax256 devices
9S12DP512DGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12Dx512 Device Guide