參數(shù)資料
型號： 9S12E128DGV1
廠商： Motorola, Inc.
英文描述： MC9S12E-Family Device User Guide V01.04
中文描述： MC9S12E -系列設(shè)備的用戶手冊V01.04
文件頁數(shù)： 121/156頁
文件大?。?/td> 3077K
代理商： 9S12E128DGV1
121
B.4 Reset, Oscillator and PLL
This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and
Phase-Locked-Loop (PLL).
B.4.1 Startup
Table B-2
summarizes several startup characteristics explained in this section. Detailed description of the
startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.
B.4.1.1 POR
The release level V
PORR
and the assert level V
PORA
are derived from the V
DD
Supply. They are also valid
if the device is powered externally. After releasing the POR reset the oscillator and the clock quality check
are started. If after a time t
CQOUT
no valid oscillation is detected, the MCU will start using the internal self
clock. The fastest startup time possible is given by n
uposc
.
B.4.1.2 LVR
The release level V
LVRR
and the assert level V
LVRA
are derived from the V
DD
Supply. They are also valid
if the device is powered externally. After releasing the LVR reset the oscillator and the clock quality check
are started. If after a time t
CQOUT
no valid oscillation is detected, the MCU will start using the internal self
clock. The fastest startup time possible is given by n
uposc
.
B.4.1.3 SRAM Data Retention
Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing
code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset
the PORF bit in the CRG Flags Register has not been set.
Table B-2 Startup Characteristics
Conditions are shown in
Table A-4
unless otherwise noted
Num
C
Rating
Symbol
Min
Typ
Max
Unit
1
T
POR release level
V
PORR
2.07
V
2
T
POR assert level
V
PORA
0.97
V
3
D
Reset input pulse width, minimum input time
PW
RSTL
2
t
osc
4
D
Startup from Reset
n
RST
192
196
n
osc
5
D
Interrupt pulse width, IRQ edge-sensitive mode
PW
IRQ
20
ns
6
D
Wait recovery startup time
t
WRS
14
t
cyc
7
P
LVR release level
V
LVRR
2.25
V
8
P
LVR assert level
V
LVRA
2.55
V
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
9S12H128 16-bit Microcontroller
9S12H256 16-bit Microcontroller
9S12HN64 16-bit Microcontroller
9S12HZ128 16-bit Microcontroller
9S12HZ256 16-bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9S12H128 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12H256 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12H256BDGV1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9S12H256B Device Guide
9S12HN64 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
9S12HZ128 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*