- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17018 > AD9276-80KITZ (Analog Devices Inc)BOARD EVAL HI SPEED FPGA AD9276 PDF資料下載
參數(shù)資料
| 型號： | AD9276-80KITZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL HI SPEED FPGA AD9276 |
| 設(shè)計(jì)資源： | AD9276/77 Eval Brd Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 輸入范圍： | 733 mVpp |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 195mW @ 40MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9276 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9276
Rev. 0 | Page 32 of 48
AD8138
499
10k
50
31.3k
523
100
499
±0.4V DC
AT 0.8V CM
±0.4V DC
AT 0.8V CM
0.01F
AVDD2
0.8V CM
±0.8V DC
GAIN+
GAIN–
08
18
0-
0
55
Figure 61. Differential GAIN+, GAIN Pin Configuration
VGA Noise
In a typical application, a VGA compresses a wide dynamic
range input signal to within the input span of an ADC. The
input-referred noise of the LNA limits the minimum resolvable
input signal, whereas the output-referred noise, which depends
primarily on the VGA, limits the maximum instantaneous
dynamic range that can be processed at any one particular gain
control voltage. This latter limit is set in accordance with the
total noise floor of the ADC.
Output-referred noise as a function of GAIN+ is shown in
conditions. The input noise voltage is simply equal to the output
noise divided by the measured gain at each point in the control
range.
The output-referred noise is a flat 60 nV/√Hz (postamp gain =
24 dB) over most of the gain range because it is dominated by
the fixed output-referred noise of the VGA. At the high end of
the gain control range, the noise of the LNA and of the source
prevails. The input-referred noise reaches its minimum value
near the maximum gain control voltage, where the input-
referred contribution of the VGA is miniscule.
At lower gains, the input-referred noise and, therefore, the
noise figure, increase as the gain decreases. The instantaneous
dynamic range of the system is not lost, however, because the
input capacity increases as the input-referred noise increases.
The contribution of the ADC noise floor has the same depen-
dence. The important relationship is the magnitude of the VGA
output noise floor relative to that of the ADC.
Gain control noise is a concern in very low noise applications.
Thermal noise in the gain control interface can modulate the
channel gain. The resultant noise is proportional to the output
signal level and is usually evident only when a large signal is
present. The gain interface includes an on-chip noise filter,
which significantly reduces this effect at frequencies above
5 MHz. Care should be taken to minimize noise impinging at
the GAIN± inputs. An external RC filter can be used to remove
VGAIN source noise. The filter bandwidth should be sufficient to
accommodate the desired control bandwidth.
Antialiasing Filter (AAF)
The filter that the signal reaches prior to the ADC is used to
reject dc signals and to band limit the signal for antialiasing.
Figure 62 shows the architecture of the filter.
The antialiasing filter is a combination of a single-pole high-
pass filter and a second-order low-pass filter. The high-pass
filter can be configured at a ratio of the low-pass filter cutoff.
This is selectable through the SPI.
The filter uses on-chip tuning to trim the capacitors and, in
turn, to set the desired cutoff frequency and reduce variations.
The default 3 dB low-pass filter cutoff is 1/3 or 1/4.5 the ADC
sample clock rate. The cutoff can be scaled to 0.7, 0.8, 0.9, 1, 1.1,
1.2, or 1.3 times this frequency through the SPI. The cutoff
tolerance is maintained from 8 MHz to 18 MHz.
30C
4C
30C
C
C = 0.8pF TO 5.1pF
n = 0 TO 7
10k/n
08
18
0-
0
56
4k
2k
4k
2k
C
Figure 62. Simplified Antialiasing Filter Schematic
Tuning is normally off to avoid changing the capacitor settings
during critical times. The tuning circuit is enabled and disabled
through the SPI. Initializing the tuning of the filter must be
performed after initial power-up and after reprogramming the
filter cutoff scaling or ADC sample rate. Occasional retuning
during an idle time is recommended to compensate for
temperature drift.
A total of eight SPI-programmable settings allows the user to
vary the high-pass filter cutoff frequency as a function of the
low-pass cutoff frequency. Two examples are shown in Table 11:
one is for an 8 MHz low-pass cutoff frequency, and the other is
for an 18 MHz low-pass cutoff frequency. In both cases, as the
ratio decreases, the amount of rejection on the low-end fre-
quencies increases. Therefore, making the entire AAF frequency
pass band narrow can reduce low frequency noise or maximize
dynamic range for harmonic processing.
Table 11. SPI-Selectable High-Pass Filter Cutoff Options
High-Pass Cutoff Frequency
SPI Setting
Ratio1
Low-Pass Cutoff
= 8 MHz
Low-Pass Cutoff
= 18 MHz
0
20.65
387 kHz
872 kHz
1
11.45
698 kHz
1.571 MHz
2
7.92
1.010 MHz
2.273 MHz
3
6.04
1.323 MHz
2.978 MHz
4
4.88
1.638 MHz
3.685 MHz
5
4.10
1.953 MHz
4.394 MHz
6
3.52
2.270 MHz
5.107 MHz
7
3.09
2.587 MHz
5.822 MHz
1 Ratio = low-pass filter cutoff frequency/high-pass filter cutoff frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UCS2G820MNY9 | CAP ALUM 82UF 400V 20% RADIAL |
| 0210200187 | CABLE FLAT FLEX 3" 0.50MM 18POS |
| VI-BWZ-EX | CONVERTER MOD DC/DC 2V 30W |
| 380LX123M016J012 | CAP ALUM 12000UF 16V 20% SNAP |
| AD9279-80KITZ | KIT EVALUATION FOR AD9279 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9276BSVZ | 功能描述:IC ADC 12BIT LNA/VGA/AAF 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9276XBCZ | 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1 |
| AD9276XSVZ | 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1 |
| AD9277 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/14-Bit ADC and CW I/Q Demodulator |
| AD9277-50EBZ | 功能描述:BOARD EVAL FOR AD9277 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。