參數(shù)資料
型號: AD9276-80KITZ
廠商: Analog Devices Inc
文件頁數(shù): 33/48頁
文件大?。?/td> 0K
描述: BOARD EVAL HI SPEED FPGA AD9276
設(shè)計資源: AD9276/77 Eval Brd Gerber Files
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: 733 mVpp
在以下條件下的電源(標(biāo)準(zhǔn)): 195mW @ 40MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9276
已供物品:
AD9276
Rev. 0 | Page 39 of 48
SERIAL PORT INTERFACE (SPI)
The AD9276 serial port interface allows the user to configure
the signal chain for specific functions or operations through a
structured register space provided inside the chip. The SPI
offers the user added flexibility and customization, depending
on the application. Addresses are accessed via the serial port
and can be written to or read from via the port. Memory is
organized into bytes that can be further divided into fields, as
documented in the Memory Map section. Detailed operational
information can be found in the Analog Devices, Inc., AN-877
Application Note, Interfacing to High Speed ADCs via SPI.
Three pins define the serial port interface, or SPI: SCLK, SDIO,
and CSB (see Table 16). The SCLK (serial clock) pin is used to
synchronize the read and write data presented to the device. The
SDIO (serial data input/output) pin is a dual-purpose pin that
allows data to be sent to and read from the internal memory map
registers of the device. The CSB (chip select bar) pin is an active
low control that enables or disables the read and write cycles.
Table 16. Serial Port Pins
Pin
Function
SCLK
Serial clock. Serial shift clock input. SCLK is used to
synchronize serial interface reads and writes.
SDIO
Serial data input/output. Dual-purpose pin that
typically serves as an input or an output, depending
on the instruction sent and the relative position in
the timing frame.
CSB
Chip select bar (active low). This control gates the
read and write cycles.
The falling edge of CSB in conjunction with the rising edge of
SCLK determines the start of the framing sequence. During an
instruction phase, a 16-bit instruction is transmitted, followed
by one or more data bytes, which is determined by Bit Field W0
and Bit Field W1. An example of the serial timing and its defini-
tions can be found in Figure 76 and Table 17.
DON’T
CARE
DON’T
CARE
DON’T
CARE
DON’T
CARE
SDIO
SCLK
CSB
tS
tDH
tHIGH
tCLK
tLOW
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
08
18
0-
07
2
Figure 76. Serial Timing Details
Table 17. Serial Timing Definitions
Parameter
Timing (ns min)
Description
tDS
5
Setup time between the data and the rising edge of SCLK
tDH
2
Hold time between the data and the rising edge of SCLK
tCLK
40
Period of the clock
tS
5
Setup time between CSB and SCLK
tH
2
Hold time between CSB and SCLK
tHIGH
16
Minimum period that SCLK should be in a logic high state
tLOW
16
Minimum period that SCLK should be in a logic low state
tEN_SDIO
10
Minimum time for the SDIO pin to switch from an input to an output relative to the SCLK falling
edge (not shown in Figure 76)
tDIS_SDIO
10
Minimum time for the SDIO pin to switch from an output to an input relative to the SCLK rising
edge (not shown in Figure 76)
相關(guān)PDF資料
PDF描述
UCS2G820MNY9 CAP ALUM 82UF 400V 20% RADIAL
0210200187 CABLE FLAT FLEX 3" 0.50MM 18POS
VI-BWZ-EX CONVERTER MOD DC/DC 2V 30W
380LX123M016J012 CAP ALUM 12000UF 16V 20% SNAP
AD9279-80KITZ KIT EVALUATION FOR AD9279
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9276BSVZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD9276XBCZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
AD9276XSVZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
AD9277 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/14-Bit ADC and CW I/Q Demodulator
AD9277-50EBZ 功能描述:BOARD EVAL FOR AD9277 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件