參數(shù)資料
型號: AD9276-80KITZ
廠商: Analog Devices Inc
文件頁數(shù): 36/48頁
文件大?。?/td> 0K
描述: BOARD EVAL HI SPEED FPGA AD9276
設(shè)計資源: AD9276/77 Eval Brd Gerber Files
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: 733 mVpp
在以下條件下的電源(標(biāo)準(zhǔn)): 195mW @ 40MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9276
已供物品:
AD9276
Rev. 0 | Page 41 of 48
MEMORY MAP
READING THE MEMORY MAP TABLE
Each row in the memory map register table has eight bit loca-
tions. The memory map is roughly divided into three sections:
the chip configuration register map (Address 0x00 to Address 0x02),
the device index and transfer register map (Address 0x04 to
Address 0xFF), and the program register map (Address 0x08
to Address 0x2D).
The leftmost column of the memory map indicates the register
address, and the default value is shown in the second rightmost
column. The Bit 7 (MSB) column is the start of the default
hexadecimal value given. For example, Address 0x09, the clock
register, has a default value of 0x01, meaning that Bit 7 = 0, Bit 6 =
0, Bit 5 = 0, Bit 4 = 0, Bit 3 = 0, Bit 2 = 0, Bit 1 = 0, and Bit 0 = 1,
or 0000 0001 in binary. This setting is the default for the duty
cycle stabilizer in the on condition. By writing a 0 to Bit 0 of this
address, followed by 0x01 in Register 0xFF (the transfer bit), the
duty cycle stabilizer is turned off. It is important to follow each
writing sequence with a transfer bit to update the SPI registers.
All registers except Register 0x00, Register 0x02, Register 0x04,
Register 0x05, and Register 0xFF are buffered with a master
slave latch and require writing to the transfer bit. For more
information on this and other functions, consult the AN-877
Application Note, Interfacing to High Speed ADCs via SPI.
RESERVED LOCATIONS
Undefined memory locations should not be written to except
when writing the default values suggested in this data sheet.
Addresses that have values marked as 0 should be considered
reserved and have a 0 written into their registers during power-up.
DEFAULT VALUES
After a reset, critical registers are automatically loaded with
default values. These values are indicated in Table 18, where
an X refers to an undefined feature.
LOGIC LEVELS
An explanation of various registers follows: “bit is set” is
synonymous with “bit is set to Logic 1” or “writing Logic 1 for
the bit.” Similarly, “bit is cleared” is synonymous with “bit is set
to Logic 0” or “writing Logic 0 for the bit.”
相關(guān)PDF資料
PDF描述
UCS2G820MNY9 CAP ALUM 82UF 400V 20% RADIAL
0210200187 CABLE FLAT FLEX 3" 0.50MM 18POS
VI-BWZ-EX CONVERTER MOD DC/DC 2V 30W
380LX123M016J012 CAP ALUM 12000UF 16V 20% SNAP
AD9279-80KITZ KIT EVALUATION FOR AD9279
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9276BSVZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD9276XBCZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
AD9276XSVZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
AD9277 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/14-Bit ADC and CW I/Q Demodulator
AD9277-50EBZ 功能描述:BOARD EVAL FOR AD9277 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件