AVDD1 = 1.8 V, AVDD2 = 3.0 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, f
參數(shù)資料
型號(hào): AD9276-80KITZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 47/48頁(yè)
文件大小: 0K
描述: BOARD EVAL HI SPEED FPGA AD9276
設(shè)計(jì)資源: AD9276/77 Eval Brd Gerber Files
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: 733 mVpp
在以下條件下的電源(標(biāo)準(zhǔn)): 195mW @ 40MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9276
已供物品:
AD9276
Rev. 0 | Page 8 of 48
SWITCHING SPECIFICATIONS
AVDD1 = 1.8 V, AVDD2 = 3.0 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, fIN = 5 MHz, full temperature, unless otherwise noted.
Table 3.
Parameter1
Temperature
Min
Typ
Max
Unit
Clock Rate
40 MSPS (Mode I)
Full
10
40
MHz
65 MSPS (Mode II)
Full
10
65
MHz
80 MSPS (Mode III)
Full
10
80
MHz
Clock Pulse Width High (tEH)
Full
6.25
ns
Clock Pulse Width Low (tEL)
Full
6.25
ns
OUTPUT PARAMETERS2, 3
Propagation Delay (tPD)
Full
(tSAMPLE/2) + 1.5
(tSAMPLE/2) + 2.3
(tSAMPLE/2) + 3.1
ns
Rise Time (tR) (20% to 80%)
Full
300
ps
Fall Time (tF) (20% to 80%)
Full
300
ps
FCO Propagation Delay (tFCO)
Full
(tSAMPLE/2) + 1.5
(tSAMPLE/2) + 2.3
(tSAMPLE/2) + 3.1
ns
DCO Propagation Delay (tCPD)4
Full
tFCO + (tSAMPLE/24)
ns
DCO to Data Delay (tDATA)4
Full
(tSAMPLE/24) 300
(tSAMPLE/24)
(tSAMPLE/24) + 300
ps
DCO to FCO Delay (tFRAME)4
Full
(tSAMPLE/24) 300
(tSAMPLE/24)
(tSAMPLE/24) + 300
ps
Data-to-Data Skew (tDATA-MAX tDATA-MIN)
Full
±100
±350
ps
Wake-Up Time (Standby), GAIN+ = 0.5 V
25°C
2
μs
Wake-Up Time (Power-Down)
25°C
1
ms
Pipeline Latency
Full
8
Clock
cycles
APERTURE
Aperture Uncertainty (Jitter)
25°C
<1
ps rms
LO GENERATION
4LO Frequency
Full
4
40
MHz
LO Divider RESET Setup Time5
Full
5
ns
LO Divider RESET Hold Time5
Full
5
ns
LO Divider RESET High Pulse Width
Full
20
ns
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were
completed.
2 Can be adjusted via the SPI.
3 Measurements were made using a part soldered to FR-4 material.
4 tSAMPLE/24 is based on the number of bits divided by 2 because the delays are based on half duty cycles.
5 RESET edge to rising 4LO edge.
相關(guān)PDF資料
PDF描述
UCS2G820MNY9 CAP ALUM 82UF 400V 20% RADIAL
0210200187 CABLE FLAT FLEX 3" 0.50MM 18POS
VI-BWZ-EX CONVERTER MOD DC/DC 2V 30W
380LX123M016J012 CAP ALUM 12000UF 16V 20% SNAP
AD9279-80KITZ KIT EVALUATION FOR AD9279
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9276BSVZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD9276XBCZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9276XSVZ 功能描述:IC ADC 12BIT LNA/VGA/AAF 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9277 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/14-Bit ADC and CW I/Q Demodulator
AD9277-50EBZ 功能描述:BOARD EVAL FOR AD9277 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件