參數(shù)資料
型號: AD9517-2A/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 54/80頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9517-2A
設(shè)計資源: AD9517 Eval Brd Schematics
AD9517 Gerber Files
AD9517-2 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9517-2A
主要屬性: 2 輸入,12 輸出,2.2GHz VCO
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
AD9517-2
Data Sheet
Rev. E | Page 58 of 80
Reg.
Addr.
(Hex)
Parameter
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
(Hex)
LVPECL Channel Dividers
0x190
Divider 0
(PECL)
Divider 0 low cycles
Divider 0 high cycles
0x00
0x191
Divider 0
bypass
Divider 0
nosync
Divider 0
force high
Divider 0
start high
Divider 0 phase offset
0x80
0x192
Blank
Reserved
Divider 0
direct to
output
Divider 0
DCCOFF
0x00
0x193
to
0x195
Reserved
0x196
Divider1
(PECL)
Divider 1 low cycles
Divider 1 high cycles
0x00
0x197
Divider 1
bypass
Divider 1
nosync
Divider 1
force high
Divider 1
start high
Divider 1 phase offset
0x00
0x198
Blank
Reserved
Divider 1
direct to
output
Divider 1
DCCOFF
0x00
LVDS/CMOS Channel Dividers
0x199
Divider 2
(LVDS/CMOS)
Low Cycles Divider 2.1
High Cycles Divider 2.1
0x22
0x19A
Phase Offset Divider 2.2
Phase Offset Divider 2.1
0x00
0x19B
Low Cycles Divider 2.2
High Cycles Divider 2.2
0x11
0x19C
Reserved
Bypass
Divider 2.2
Bypass
Divider 2.1
Divider 2
nosync
Divider 2
force high
Start High
Divider 2.2
Start High
Divider 2.1
0x00
0x19D
Blank
Reserved
Divider 2
DCCOFF
0x00
0x19E
Divider 3
(LVDS/CMOS)
Low Cycles Divider 3.1
High Cycles Divider 3.1
0x22
0x19F
Phase Offset Divider 3.2
Phase Offset Divider 3.1
0x00
0x1A0
Low Cycles Divider 3.2
High Cycles Divider 3.2
0x11
0x1A1
Reserved
Bypass
Divider 3.2
Bypass
Divider 3.1
Divider 3
nosync
Divider 3
force high
Start High
Divider 3.2
Start High
Divider 3.1
0x00
0x1A2
Blank
Reserved
Divider 3
DCCOFF
0x00
0x1A3
Reserved
0x1A4
to
0x1DF
Blank
VCO Divider and CLK Input
0x1E0
VCO divider
Blank
Reserved
VCO Divider
0x02
0x1E1
Input CLKs
Reserved
Power
down
clock input
section
Power down
VCO clock
interface
Power
down VCO
and CLK
Select
VCO or CLK
Bypass VCO
divider
0x00
0x1E2
to
0x22A
Blank
System
0x230
Power-down
and sync
Reserved
Power
down sync
Power
down
distribution
reference
Soft sync
0x00
0x231
Blank
Reserved
0x00
Update All Registers
0x232
Update all
registers
Blank
Update all
registers (self-
clearing bit)
0x00
相關(guān)PDF資料
PDF描述
VI-J00-EZ-S CONVERTER MOD DC/DC 5V 25W
ILC0402ER15NK INDUCTOR CER 15NH 0402
SP1210R-473K INDUCTOR PWR SHIELDED 47.0UH SMD
MCP121T-300E/TT IC SUPERVISOR 2.93V LOW SOT-23B
AD9517-4A/PCBZ BOARD EVALUATION FOR AD9517-4A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9517-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9517-2BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-2BCPZ-TR 制造商:Analog Devices 功能描述:OUPUT CLOCK GENERATOR WITH 2.2HZ VCO - Tape and Reel
AD9517-3 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Output Clock Generator with Integrated 2.0 GHz VCO
AD9517-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-3A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源