參數(shù)資料
型號: AD9517-2A/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 78/80頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9517-2A
設計資源: AD9517 Eval Brd Schematics
AD9517 Gerber Files
AD9517-2 BOM
標準包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9517-2A
主要屬性: 2 輸入,12 輸出,2.2GHz VCO
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
AD9517-2
Data Sheet
Rev. E | Page 8 of 80
TIMING CHARACTERISTICS
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL
Termination = 50 to VS 2 V; level = 810 mV
Output Rise Time, tRP
70
180
ps
20% to 80%, measured differentially
Output Fall Time, tFP
70
180
ps
80% to 20%, measured differentially
PROPAGATION DELAY, tPECL, CLK-TO-LVPECL OUTPUT
High Frequency Clock Distribution Configuration
835
995
1180
ps
Clock Distribution Configuration
773
933
1090
ps
Variation with Temperature
0.8
ps/°C
OUTPUT SKEW, LVPECL OUTPUTS1
LVPECL Outputs That Share the Same Divider
5
15
ps
LVPECL Outputs on Different Dividers
13
40
ps
All LVPECL Outputs Across Multiple Parts
220
ps
LVDS
Termination = 100 differential; 3.5 mA
Output Rise Time, tRL
170
350
ps
20% to 80%, measured differentially2
Output Fall Time, tFL
160
350
ps
20% to 80%, measured differentially2
PROPAGATION DELAY, tLVDS, CLK-TO-LVDS OUTPUT
Delay off on all outputs
For All Divide Values
1.4
1.8
2.1
ns
Variation with Temperature
1.25
ps/°C
OUTPUT SKEW, LVDS OUTPUTS1
Delay off on all outputs
LVDS Outputs That Share the Same Divider
6
62
ps
LVDS Outputs on Different Dividers
25
150
ps
All LVDS Outputs Across Multiple Parts
430
ps
CMOS
Termination = open
Output Rise Time, tRC
495
1000
ps
20% to 80%; CLOAD = 10 pF
Output Fall Time, tFC
475
985
ps
80% to 20%; CLOAD = 10 pF
PROPAGATION DELAY, tCMOS, CLK-TO-CMOS OUTPUT
Fine delay off
For All Divide Values
1.6
2.1
2.6
ns
Variation with Temperature
2.6
ps/°C
OUTPUT SKEW, CMOS OUTPUTS1
Fine delay off
CMOS Outputs That Share the Same Divider
4
66
ps
All CMOS Outputs on Different Dividers
28
180
ps
All CMOS Outputs Across Multiple Parts
675
ps
DELAY ADJUST3
LVDS and CMOS
Shortest Delay Range4
Register 0x0A1 (0x0A4, 0x0A7, 0x0AA), Bits[5:0] = 101111b
Zero Scale
50
315
680
ps
Register 0x0A2 (0x0A5, 0x0A8, 0x0AB), Bits[5:0] = 000000b
Full Scale
540
880
1180
ps
Register 0x0A2 (0x0A5, 0x0A8, 0x0AB), Bits[5:0] = 101111b
Longest Delay Range4
Register 0x0A1 (0x0A4, 0x0A7, 0x0AA), Bits[5:0] = 000000b
Zero Scale
200
570
950
ps
Register 0x0A2 (0x0A5, 0x0A8, 0x0AB), Bits[5:0] = 000000b
Quarter Scale
1.72
2.31
2.89
ns
Register 0x0A2 (0x0A5, 0x0A8, 0x0AB), Bits[5:0] = 001100b
Full Scale
5.7
8.0
10.1
ns
Register 0x0A2 (0x0A5, 0x0A8, 0x0AB), Bits[5:0] = 101111b
Delay Variation with Temperature
Short Delay Range5
Zero Scale
0.23
ps/°C
Full Scale
0.02
ps/°C
Long Delay Range5
Zero Scale
0.3
ps/°C
Full Scale
0.24
ps/°C
1
This is the difference between any two similar delay paths while operating at the same voltage and temperature.
2
Corresponding CMOS drivers set to A for noninverting and B for inverting.
3
The maximum delay that can be used is a little less than one-half the period of the clock. A longer delay disables the output.
4
Incremental delay; does not include propagation delay.
5
All delays between zero scale and full scale can be estimated by linear interpolation.
相關PDF資料
PDF描述
VI-J00-EZ-S CONVERTER MOD DC/DC 5V 25W
ILC0402ER15NK INDUCTOR CER 15NH 0402
SP1210R-473K INDUCTOR PWR SHIELDED 47.0UH SMD
MCP121T-300E/TT IC SUPERVISOR 2.93V LOW SOT-23B
AD9517-4A/PCBZ BOARD EVALUATION FOR AD9517-4A
相關代理商/技術參數(shù)
參數(shù)描述
AD9517-2BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9517-2BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-2BCPZ-TR 制造商:Analog Devices 功能描述:OUPUT CLOCK GENERATOR WITH 2.2HZ VCO - Tape and Reel
AD9517-3 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Output Clock Generator with Integrated 2.0 GHz VCO
AD9517-3A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-3A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源