參數(shù)資料
型號(hào): AD9547/PCBZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 23/104頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9547
設(shè)計(jì)資源: AD9547 Schematic
AD9574 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9547
主要屬性: 2 個(gè)差分式或 4 個(gè)單端輸入
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
Data Sheet
AD9547
Rev. E | Page 25 of 104
The clock distribution parameters reside in the 0x0400 register
address space. They include the following:
Output power-down control
Output enable (disabled by default)
Output synchronization
Output mode control
Output divider functionality
Program the reference inputs.
10. The reference input parameters reside in the 0x0500
register address space. They include the following:
Reference power-down
Reference logic family
Reference profile assignment control
Phase build-out control
11. Program the reference profiles.
The reference profile parameters reside in the 0x0600 and
0x0700 register address spaces. They include the following:
Reference priority
Reference period
Reference period tolerance
Reference validation timer
Reference redetect timer
Digital loop filter coefficients
Reference prescaler (R divider)
Feedback dividers (S, U, and V)
Phase and frequency lock detector controls
12. Generate reference acquisition.
After the registers are programmed, issue an I/O update using
Register 0x0005, Bit 0 to invoke all of the register settings that have
been programmed up to this point.
If the settings are programmed for manual profile assignment,
the DPLL locks to the first available reference that has the highest
priority. If the settings are programmed for automatic profile
assignment, then write to the reference profile selection register
(Address 0x0A0D) to select the state machines that require starting.
Next, issue an I/Oupdate (Address 0x0005, Bit 0) tostart the
selected state machines. Upon completion of the reference
detection sequence, the DPLL locks to the first available
reference with the highest priority.
13. Generate the output clock.
If the registers are programmed for automatic clock distribution
synchronization via DPLL phase or frequency lock, the synthesized
output signalappears at the clock distribution outputs (assuming
that the output is enabled and the DDS output signal has been
routed to the CLKINx input pins). Otherwise, set and then clear
the sync distribution bit (Address 0x0A02, Bit 1) or use a multi-
function pin input (if programmed accordingly) to generate
a clock distribution sync pulse, which causes the synthesized
output signal to appear at the clock distribution outputs.
相關(guān)PDF資料
PDF描述
UPA1E331MPD1TD CAP ALUM 330UF 25V 20% RADIAL
LB2518T331M INDUCTOR WOUND 330UH 30MA 1007
VI-J0T-EZ-S CONVERTER MOD DC/DC 6.5V 25W
AD9540/PCBZ BOARD EVAL CLK GEN SYNTH 48LFCSP
HCM15DSEH-S243 CONN EDGECARD 30POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱(chēng):296-6719-6
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件