- 您現在的位置：買賣IC網 > PDF目錄16521 > AD9547/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9547 PDF資料下載
參數資料
| 型號： | AD9547/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 4/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9547 |
| 設計資源： | AD9547 Schematic AD9574 BOM |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9547 |
| 主要屬性： | 2 個差分式或 4 個單端輸入 |
| 次要屬性： | CMOS，LVPECL 和 LVDS 兼容 |
| 已供物品： | 板 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
AD9547
Rev. E | Page 101 of 104
CALCULATING THE DIGITAL FILTER COEFFICIENTS
The digital loop filter coefficients (α, β, γ, and δ, as shown in
associated with the equivalent analog circuit for a third-order loop
filter (see Figure 66). Note that AD9547 evaluation software
contains a profile designer that will compute these coefficients
for you.
R2
FROM
CHARGE
PUMP
TO
VCO
R3
C3
C1
C2
0
8300-
042
Figure 66. Third-Order Analog Loop Filter
The design process begins by deciding on two design parameters
related to the second-order loop filter shown in Figure 67: the
desired open-loop bandwidth (fP) and the phase margin (.
R2
FROM
CHARGE
PUMP
TO
VCO
C1
C2
0
8300-
043
Figure 67. Second-Order Analog Loop Filter
An analysis of the second-order loop filter leads to its primary
time constant, T1. It can be shown that T1 is expressible in terms
of fP and as
)
cos(
)
sin(
1
P
1
ω
T
where ωp = 2πfP
An analysis of the third-order loop filter leads to the definition
of another time constant, T3. It can be shown that T3 is expressible
in terms of the desired amount of additional attenuation intro-
duced by R3 and C3 at some specified frequency offset (fOFFSET)
from the PLL output frequency.
OFFSET
ATTEN
3
ω
T
1
10 10
where ωOFFSET = 2πfOFFSET
Note that ATTEN is the desired excess attenuation in decibels (dB).
Furthermore, ATTEN and ωOFFSET should be chosen so that
P
3
f
T
5
1
With an expression for T1 and T3, it is possible to define an adjusted
open-loop bandwidth (fC) that is slightly less than fP. It can be
shown that ωC (fC expressed as a radian frequency) is expressible
in terms of T1, T3, and θ (phase margin) as follows:
1
)
tan(
1
)
tan(
2
3
1
3
1
3
1
3
1
3
1
3
1
C
T
ω
It can also be shown that the adjusted open-loop bandwidth
leads to T2 (the secondary time constant of the second-order
loop filter), which is expressed as
3
1
C
2
T
ω
T
2
1
Calculation of the digital loop filter coefficients requires a
scaling constant, K (related to the system clock frequency, fS),
and the PLL feedback divide ratio, D.
S
f
K
33
2
125
,
578
,
517
,
30
1
V
U
S
D
where S, U, and V are the integer and fractional feedback divider
values that reside in the profile registers.
Keep in mind that the desired integer feedback divide ratio is one
more than the stored value of S (hence, the +1 term in the
equation for D in this equation). This leads to the digital filter
coefficients given by
2
2
1
2
C
3
C
1
C
1
2
C
T
ω
T
ω
T
ω
K
T
D
T
ω
α
2
1
S
T
f
β
1
32
1
ST
f
γ
32
3
ST
f
δ
32
Calculation of the coefficient register values requires the appli-
cation of some special functions, which are described as follows:
The if() function
y
= if (test_statement, true_value, false_value)
where:
test_statement
is a conditional expression (for example, x < 3).
true_value
is what y equals if the conditional expression is true.
false_value
is what y equals if the conditional expression is false.
The round() function
y
= round(x)
If x is an integer, then y = x. Otherwise, y is the nearest integer to x.
For example, round(2.1) = 2, round(2.5) = 3, and round(3.1) = 3.
The ceil() function
y
= ceil(x)
If x is an integer, then y = x. Otherwise, y is the next integer to
the right on the number line. For example, ceil(2.8) = 3,
whereas ceil(2.8) = 2.
相關PDF資料 |
PDF描述 |
|---|---|
| UPA1E331MPD1TD | CAP ALUM 330UF 25V 20% RADIAL |
| LB2518T331M | INDUCTOR WOUND 330UH 30MA 1007 |
| VI-J0T-EZ-S | CONVERTER MOD DC/DC 6.5V 25W |
| AD9540/PCBZ | BOARD EVAL CLK GEN SYNTH 48LFCSP |
| HCM15DSEH-S243 | CONN EDGECARD 30POS .156 EYELET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9548 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器，開發(fā)系統 >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| AD9548BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。