參數(shù)資料
型號(hào)： AD9547/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 46/104頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9547
設(shè)計(jì)資源： AD9547 Schematic
AD9574 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9547
主要屬性： 2 個(gè)差分式或 4 個(gè)單端輸入
次要屬性： CMOS，LVPECL 和 LVDS 兼容
已供物品： 板
AD9547
Data Sheet
Rev. E | Page 46 of 104
EEPROM
EEPROM Overview
The AD9547 contains an integrated 2048-byte electrically erasable
programmable read-only memory (EEPROM). The AD9547
can be configured to perform a download at power-up via the
multifunction pins (M3 to M7), but uploads and downloads
can also be done on demand via the EEPROM control registers
(Address 0x0E00 to Address 0x0E03).
The EEPROM provides the ability to upload and download
configuration settings to and from the register map. Figure 48
shows a functional diagram of the EEPROM.
Register 0x0E10 to Register 0x0E3F represent a 48-byte scratch
pad that enables the user to store a sequence of instructions for
transferring data to the EEPROM from the device settings portion
of the register map. Note that the default values for these registers
provide a sample sequence for saving/retrieving all of the AD9547
EEPROM-accessible registers. Figure 48 shows the connectivity
between the EEPROM and the controller that manages data
transfer between the EEPROM and the register map.
The controller oversees the process of transferring EEPROM data
to and from the register map. There are two modes of operation
handled by the controller: saving data to the EEPROM (upload
mode) or retrieving data from the EEPROM (download mode).
In either case, the controller relies on a specific instruction set.
EEPROM
(0x000 TO 0x7FF)
DA
T
A
DA
T
A
DATA
EEPROM
ADDRESS
POINTER
M7
M6
M5
M4
M3
REGISTER MAP
DEVICE SETTINGS
(0x0100 TO 0x0A10)
SCRATCH PAD
(0x0E10 TO 0x0E3F)
SERIAL
INPUT/OUTPUT
PORT
CO
NDI
T
IO
N
(0
x0E
01
[
4:
0]
)
SCRATCH PAD
ADDRESS
POINTER
DEVICE
SETTINGS
ADDRESS
POINTER
EEPROM
CONTROLLER
083
00-
024
Figure 48. EEPROM Functional Diagram
EEPROM Instructions
Table 28 lists the EEPROM controller instruction set. The
controller recognizes all instruction types, whether it is in upload or
download mode, except for the pause instruction, which it
recognizes only in upload mode.
The I/O update, calibrate, distribution sync, and end instructions
are mostly self-explanatory. The others, however, warrant further
detail, as described in the following paragraphs.
Data instructions are those that have a value from 0x00 to 0x7F.
A data instruction tells the controller to transfer data between the
EEPROM and the register map. The controller needs the following
two parameters to carry out the data transfer:
The number of bytes to transfer
The register map target address
The controller decodes the number of bytes to transfer directly
from the data instruction itself by adding one to the value of the
instruction. For example, the data instruction, 0x1A, has a decimal
value of 26; therefore, the controller knows to transfer 27 bytes
(one more than the value of the instruction). Whenever the con-
troller encounters a data instruction, it knows to read the next
two bytes in the scratch pad because these bytes contain the
register map target address.
Note that, in the EEPROM scratch pad, the two registers that
make up the address portion of a data instruction have the MSB of
the address in the D7 position of the lower register address. The
bit weight increases left to right, from the lower register address
to the higher register address. Furthermore, the starting address
always indicates the lowest numbered register map address in the
range of bytes to transfer. That is, the controller always starts at
the register map target address and counts upward, regardless of
whether the serial I/O port is operating in I2C, SPI LSB first, or
SPI MSB first mode.
As part of the data transfer process during an EEPROM upload,
the controller calculates a 1-byte checksum and stores it as the final
byte of the data transfer. As part of the data transfer process during
an EEPROM download, however, the controller again calculates
a 1-byte checksum value but compares the newly calculated check-
sum with the one that was stored during the upload process. If an
upload/download checksum pair does not match, the controller
sets the EEPROM fault status bit (Register 0x0D03, Bit 1). If the
upload/download checksums match for all data instructions
encountered during a download sequence, the controller sets
the EEPROM complete status bit (Register 0x0D03, Bit 0).
Condition instructions are those that have a value from 0xB0 to
0xCF. Condition Instruction 0xB1 to Condition Instruction 0xCF
represents Condition 1 to Condition 31, respectively. Condition
Instruction 0xB0 is special because it represents the null condition
A pause instruction, like an end instruction, is stored at the end
of a sequence of instructions in the scratch pad. When the control-
ler encounters a pause instruction during an upload sequence,
it keeps the EEPROM address pointer at its last value. This way,
the user can store a new instruction sequence in the scratch pad
and upload the new sequence to the EEPROM. The new sequence
is stored in the EEPROM address locations immediately following
the previously saved sequence. This process is repeatable until
an upload sequence contains an end instruction. The pause
instruction is also useful when used in conjunction with condition
processing. It allows the EEPROM to contain multiple occurrences
of the same register(s), with each occurrence linked to a set of
conditions (see the EEPROM Conditional Processing section).
相關(guān)PDF資料
PDF描述
UPA1E331MPD1TD CAP ALUM 330UF 25V 20% RADIAL
LB2518T331M INDUCTOR WOUND 330UH 30MA 1007
VI-J0T-EZ-S CONVERTER MOD DC/DC 6.5V 25W
AD9540/PCBZ BOARD EVAL CLK GEN SYNTH 48LFCSP
HCM15DSEH-S243 CONN EDGECARD 30POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*