- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378286 > ADV7183AKST (ANALOG DEVICES INC) Multiformat SDTV Video Decoder PDF資料下載
參數(shù)資料
| 型號： | ADV7183AKST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Multiformat SDTV Video Decoder |
| 中文描述： | COLOR SIGNAL DECODER, PQFP80 |
| 封裝： | LEAD FREE, MS-026-BEC, LQFP-80 |
| 文件頁數(shù)： | 77/104頁 |
| 文件大小： | 894K |
| 代理商： | ADV7183AKST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當(dāng)前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
ADV7183A
Table 182. Register 0x12 to 0x13
Subaddress
Register
0x12
Status Register 2.
Read-Only.
Rev. A | Page 77 of 104
Bit Description
STATUS_2[7:0]
. Provides
information about the internal status
of the decoder.
STATUS_2[5:0]
Bit
4
Register Setting
Comments
7
6
5
3
2
1
0
x
MV color striping
detected
MV color striping
type
MV pseudosync
detected
MV AGC pulses
detected
Nonstandard line
length
Fsc frequency
nonstandard
1 = horizontal
lock achieved
1 = Reserved bits
1 = Free Run
mode active
1 = Field length
standard
1 = Swinging
burst detected
1 = Detected
x
0 = Type 2,
1 = Type 3
1 = Detected
x
x
1 = Detected
x
1 = Detected
x
1 = Detected
0x13
x
x
x
Unfiltered
Status Register 3.
Read-Only.
Reserved
x
x
x
x
No function
Blue screen
output
x
STATUS_3[7:0]
. Provides
information about the internal status
of the decoder.
x
Reliable
sequence
Table 183. Register 0x14
Subaddress
0x14
Register
Analog Clamp
Control
Bit Description
Reserved
Bit
4
0
1
Register Setting
Reserved. Set to default.
I sources switched off
I sources enabled
Reserved set to default
Reserved set to default
7
0
6
0
5
0
3
0
2
0
1
1
0
0
CCLEN
. Current clamp enable allows the user to
switch off the current sources in the analog front.
Reserved
Reserved
Table 184. Register 0x15
Subaddress
0x15h
Register
Digital Clamp
Control 1
Bit Description
Reserved
DCT[1:0]
. Digital clamp timing determines the
time constant of the digital fine clamp circuitry.
Bit
4
x
Register Setting
Set to default
Slow (TC = 1 s)
Medium (TC = 0.5 s)
Fast (TC = 0.1 s)
TC dependant on video
Set to default
7
0
6
0
0
1
1
5
0
1
0
1
3
x
2
x
1
x
0
x
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7330 | Multiformat 11-Bit Triple DAC Video Encoder |
| ADV7330KST | Multiformat 11-Bit Triple DAC Video Encoder |
| ADXL321 | Small and Thin 18 g Accelerometer |
| ADXL321EB | Small and Thin 18 g Accelerometer |
| ADXL321JCP | Small and Thin 18 g Accelerometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7183AKST-U1 | 制造商:Analog Devices 功能描述:VID DECODER 80LQFP - Bulk |
| ADV7183AKST-X2 | 制造商:Analog Devices 功能描述:VID DECODER - Bulk |
| ADV7183AXST | 制造商:Analog Devices 功能描述:VIDEO DECODER I.C. - Bulk |
| ADV7183AXST-X2 | 制造商:Analog Devices 功能描述:VIDEO DECODER I.C. - Bulk |
| ADV7183AXT | 制造商:Analog Devices 功能描述:VIDEO DECODER I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。