- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940 (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問(wèn)控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 25/122頁(yè) |
| 文件大小： | 914K |
| 代理商： | AM79C940 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
25
Am79C940
HOST SYSTEM INTERFACE
DBUS15–0
Data Bus (Input/Output/3-state)
DBUS contains read and write data to and from internal
registers and the Transmit and Receive FIFOs.
ADD4–0
Address Bus (Input)
ADD is used to access the internal registers and FIFOs
to be read or written.
R/
W
Read/Write (Input)
Indicates the direction of data flow during the MACE de-
vice register, Transmit FIFO, or Receive FIFO
accesses.
RDTREQ
Receive Data Transfer Request (Output)
Receive Data Transfer Request indicates that there is
data in the Receive FIFO to be read. When
RDTREQ
is
asserted there will be a minimum of 16 bytes to be read
except at the completion of the frame, in which case
EOF
will be asserted.
RDTREQ
can be programmed to
request receive data transfer when 16, 32 or 64 bytes
are available in the Receive FIFO, by programming the
Receive FIFO Watermark (RCVFW bits) in the FIFO
Configuration Control register. The first assertion of
RDTREQ
will not occur until at least 64 bytes have been
received, and the frame has been verified as non runt.
Runt packets will normally be deleted from the Receive
FIFO with no external activity on
RDTREQ
. When Runt
Packet Accept is enabled (RPA bit) in the User Test
Register,
RDTREQ
will be asserted when the runt pack-
et completes, and the entire frame resides in the
Receive FIFO.
RDTREQ
will be asserted only when En-
able Receive (ENRCV) is set in the MAC Configuration
Control register.
The RCVFW can be overridden by enabling the Low La-
tency Receive function (setting LLRCV bit) in the Re-
ceive Frame Control register, which allows
RDTREQ
to
be asserted after only 12 bytes have been received.
Note that use of this function exposes the system inter-
face to premature termination of the receive frame, due
to network events such as collisions or runt packets. It is
the responsibility of the system designer to provide ade-
quate recovery mechanisms for these conditions.
TDTREQ
Transmit Data Transfer Request (Output)
Transmit Data Transfer Request indicates there is room
in the Transmit FIFO for more data.
TDTREQ
is as-
serted when there are a minimum of 16 empty bytes in
the Transmit FIFO.
TDTREQ
can be programmed to re-
quest transmit data transfer when 16, 32 or 64 bytes are
available in the Transmit FIFO, by programming the
Transmit FIFO Watermark (XMTFW bits) in the FIFO
Configuration Control register.
TDTREQ
will be
asserted only when Enable Transmit (ENXMT) is set in
the MAC Configuration Control register.
FDS
FIFO Data Select (Input)
FIFO Data Select allows direct access to the transmit or
Receive FIFO without use of the ADD address bus.
FDS
must be activated in conjunction with R/
W
. When the
MACE device samples R/
W
as high and
FDS
low, a read
cycle from the Receive FIFO will be initiated. When the
MACE chip samples R/
W
and
FDS
low, a write cycle to
the Transmit FIFO will be initiated. The
CS
line should
be inactive (high) when FIFO access is requested using
the
FDS
pin. If the MACE device samples both
CS
and
FDS
as active simultaneously, no cycle will be exe-
cuted, and
DTV
will remain inactive.
DTV
Data Transfer Valid (Output/3-state)
When asserted, indicates that the read or write opera-
tion has completed successfully. The absence of
DTV
at
the termination of a host access cycle on the MACE de-
vice indicates that the data transfer was unsuccessful.
DTV
need not be used if the system interface can guar-
antee that the latency to
TDTREQ
and
RDTREQ
asser-
tion and de-assertion will not cause the Transmit FIFO
to be over-written or the Receive FIFO to be over-read.
In this case, the latching or strobing of read or write data
can be synchronized to the SCLK input rather than to the
DTV
output.
EOF
End Of Frame (Input/Output/3–state)
End Of Frame will be asserted by the MACE device
when the last byte/word of frame data is read from the
Receive FIFO, indicating the completion of the frame
data field for the receive message. End Of Frame must
be asserted low to the MACE device when the last byte/
word of the frame is written into the Transmit FIFO.
BE1–0
Byte Enable (Input)
Used to indicate the active portion of the data transfer to
or from the internal FIFOs. For word (16-bit) transfers,
both
BE0
and
BE1
should be activated by the external
host/controller. Single byte transfers are performed by
identifying the active data bus byte and activating only
one of the two signals. The function of the
BE1–0
pins is
programmed using the BSWP bit (BIU Configuration
Control register, bit 6).
BE1–0
are not required for ac-
cesses to MACE device registers.
CS
Chip Select (Input)
Used to access the MACE device FIFOs and internal
registers locations using the ADD address bus. The
FIFOs may alternatively be directly accessed without
supplying the FIFO address, by using the
FDS
and
R/
W
pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940AVC | 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。