參數(shù)資料
型號(hào): AM79C940
廠商: Advanced Micro Devices, Inc.
英文描述: Media Access Controller for Ethernet (MACE)
中文描述: 媒體訪問(wèn)控制器(MACE發(fā)生以太網(wǎng))
文件頁(yè)數(shù): 78/122頁(yè)
文件大小: 914K
代理商: AM79C940
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
78
Am79C940
Programmer’s Register Model (continued)
Addr
Mnemonic
14
PLSCC
Physical Layer Signalling (PLS) Configuration Control
08
XMTSEL
06
PORTSEL [1:0]—Port Select (2 bits)
00
01
10
11
01
ENPLSIO Enable Status
15
PHYCC
Physical Layer (PHY) Configuration Control
80
LNKFL
40
DLNKTST Disable Link Test—Force 10BASE-T port into Link Pass
20
REVPOL
Reversed Polarity—Reports 10BASE-T receiver wiring error
10
DAPC
Disable Auto Polarity Correction—Detection remains active
08
LRT
Low Receive Threshold—Extended distance capability
04
ASEL
Auto Select—Select 10BASE-T port when active, otherwise AUI
02
RWAKE
Remote Wake—10BASE-T, AUI and EADI
features active during sleep
01
AWAKE
Auto Wake—10BASE-T receive and
LNKST
active during sleep
16
CHIPID
Chip Identification Register LSB—CHIPID [7:0]
17
CHIPID
Chip Identification Register MSB—CHIPID [15:8]
18
IAC
Internal Address Configuration
80
ADDRCHGAddress Change—Write to PHYADDR or LOGADDR after ENRCV
40
20
10
08
04
04
PHYADDR Reset Physical Address pointer
02
LOGADDR Reset Logical Address pointer
01
19
Reserved
Contents
R/W
Transmit Mode Select: 1
DO
±
= 1 during IDLE
AUI selected
10BASE-T selected
DAI port selected
GPSI selected
R/W
Link Fail—Reports 10BASE-T receive inactivity
RO
RO
R/W
as 0
R/W
R/W
R/W
as 0
R/W
as 0
RO
R/W
as 0
RO
RO
R/W
as 0
R/W
20
21
22
LADRF
PADR
Logical Address Filter—8 bytes—8 reads or writes—LS Byte first
Physical 6 bytes—6 reads or writes—LS Byte first
Reserved
23
Reserved
24
25
MPC
Missed Packet Counter—Number of receive packets missed
Reserved
26
27
28
RNTPC
RCVCC
Runt Packet Count—Number of runt packets addressed to this node
Receive Collision Count—Number of receive collision frames on network
Reserved
29
UTR
User Test Register
80
RTRE
40
RTRD
20
RPA
10
FCOLL
08
RCVFCSE Receive FCS Enable
06
LOOP
Loopback control (2 bits)
00
No loopback
01
External loopback
10
Internal loopback, excludes MENDEC
11
Internal loopback, includes MENDEC
01
Reserved Test Register Enable—must be 0
Reserved Test Register Disable
Runt Packet Accept
Force Collision
R/W
R/W
R/W
相關(guān)PDF資料
PDF描述
AM79C940JCW Media Access Controller for Ethernet (MACE)
AM79C940KCW Media Access Controller for Ethernet (MACE)
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940_00 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940-16/25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
AM79C940-16JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940-25JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940AVC 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A