- 您現在的位置：買賣IC網 > PDF目錄366550 > AM79C940 (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數資料
| 型號： | AM79C940 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問控制器（MACE發(fā)生以太網） |
| 文件頁數： | 63/122頁 |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
AMD
63
Am79C940
the transmission of a packet and
updated the Transmit Frame
Status. The
INTR
pin will be acti-
vated if the corresponding mask
bit XMTINTM = 0.
XMTINT is READ/CLEAR only. It
is set by the MACE device and
reset when read. Writing has no
effect. It is also cleared by activa-
tion of the
RESET
pin or SWRST
bit.
Interrupt Mask Register (IMR)
This register contains the mask bits for the interrupts.
Read/write operations are permitted. Writing a one into
a bit will mask the corresponding interrupt. Writing a
zero to any previously set bit will unmask the corre-
sponding interrupt. Bit assignments for the register are
as follows:
(REG ADDR 9)
RES
CERRM RCVCCOM RNTPCOM
MPCOM
RCVINTM
BABLM
XMTINTM
Bit
Name
Description
Bit 7
JABM
Jabber Error Mask. JABM is the
mask for JAB. The
INTR
pin will
not be asserted by the MACE de-
vice regardless of the state of the
JAB bit, if JABM is set. It is
cleared by activation of the
RE-
SET
pin or SWRST bit.
Babble Error Mask. BABLM is
the mask for BABL. The
INTR
pin
will not be asserted by the MACE
device regardless of the state of
the BABL bit, if BABLM is set. It is
cleared by activation of the
RESET
pin or SWRST bit.
Collision Error Mask. CERRM is
the mask for CERR. The
INTR
pin will not be asserted by the
MACE device regardless of the
state of the CERR bit, if CERRM
is set. It is cleared by activation of
the
RESET
pin or SWRST bit.
RCVCCOM Receive Collision Count Over-
flow Mask. RCVCCOM is the
mask for RCVCCO(Receive Col-
lision Count Overflow). The
INTR
pin will not be asserted by the
MACE device regardless of the
state of the RCVCCO bit, if
RCVCCOM is set. It is cleared by
activation of the
RESET
pin or
SWRST bit.
Bit 6
BABLM
Bit 5
CERRM
Bit 4
Bit 3
RNTPCOM Runt Packet Count Overflow
Mask. RNTPCOM is the mask for
RNTPCO (Runt Packet Count
Overflow). The
INTR
pin will not
be asserted by the MACE device
regardless of the state of the
RNTPCO bit, if RNTPCOM is set.
It is cleared by activation of the
RESET
pin or SWRST bit.
MPCOM
Missed Packet Count Overflow
Mask. MPCOM is the mask for
MPCO (Missed Packet Count
Overflow). The
INTR
pin will not
be asserted by the MACE device
regardless of the state of the
MPCO bit, if MPCOM is set. It is
cleared by activation of the
RESET
pin or SWRST bit.
RCVINTM
Receive
RCVINTM is the mask for
RCVINT. The
INTR
pin will not be
asserted by the MACE device re-
gardless of the state of the
RCVINT bit, if RCVINTM is set. It
is cleared by activation of the
RESET
pin or SWRST bit.
XMTINTM
Transmit
XMTINTM is the mask for
XMTINT. The
INTR
pin will not be
asserted by the MACE device re-
gardless of the state of the
XMTINT bit, if XMTINT is set. It is
cleared by activation of the
RE-
SET
pin or SWRST bit.
Bit 2
Bit 1
Interrupt
Mask.
Bit 0
Interrupt
Mask.
Poll Register (PR)
This register contains copies of internal status bits to
simplify a host implementation which is non-interrupt
driven. The register is read only, and its status is unaf-
fected by read operations. All register bits are cleared by
hardware or software reset. Bit assignments are as fol-
lows:
(REG ADDR 10)
XMTSV
TDTREQ
RDTREQ
RES
RES
RES
RES
RES
Bit
Name
Description
Bit 7
XMTSV
Transmit Status Valid. Transmit
Status Valid indicates that the
Transmit Frame Status is valid.
Transmit Data Transfer Request.
An internal indication of the cur-
rent request status of the Trans-
mit FIFO. TDTREQ is set when
the external
TDTREQ
signal is
asserted.
Bit 6
TDTREQ
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940AVC | 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A |
發(fā)布緊急采購，3分鐘左右您將得到回復。