- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940 (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號： | AM79C940 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁數(shù)： | 62/122頁 |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
AMD
62
Am79C940
vated if the corresponding mask
bit BABLM = 0.
BABL is READ/CLEAR only, and
is set by the MACE device and
reset when read. Writing has no
effect. It is also cleared by activa-
tion of the
RESET
pin or SWRST
bit.
Collision Error. CERR indicates
the absence of the Signal Quality
Error Test (SQE Test) message
after a packet transmission. The
SQE Test message is a trans-
ceiver test feature. Detection de-
pends on the MACE network
interface selected. In all cases,
CERR will be set if the MACE de-
vice failed to observe the SQE
Test message within 20 network
bit times after the packet trans-
mission ended. When CERR is
set, the
INTR
pin will be activated
if the corresponding mask bit
CERRM = 0.
When the AUI port is selected,
the SQE Test message is re-
turned over the CI
±
pair as a brief
(5–15 bit times) burst of 10 MHz
activity. When the 10BASE-T
port is selected, CERR will be re-
ported after a transmission only
when the internal transceiver is in
the link fail state (
LNKST
pin =
HIGH). When the GPSI port is
selected, the CLSN pin must be
asserted by the external en-
coder/decoder to provide the
SQE Test function. When the
DAI port is selected, CERR will
not be reported at any time.
CERR is READ/CLEAR only. It is
set by the MACE and reset when
read. Writing has no effect. It is
also cleared by activation of the
RESET
pin or SWRST bit.
Receive Collision Count Over-
flow. Indicates that the Receive
Collision Count register rolled
over at a value of 255 receive col-
lisions. Receive collisions are de-
fined as received frames which
suffered a collision. The
INTR
pin
will be activated if the corre-
sponding mask bit RCVCCOM =
0. Note that the RCVCC value re-
turned in the Receive Frame
Status (RFS3) will freeze at a
value of 255, whereas this regis-
ter based version of RCVCC
(REG ADDR 27) is free running.
RCVCCO is READ/CLEAR only.
It is set by the MACE device and
Bit 5
CERR
Bit 4
RCVCCO
reset when read. Writing has no
effect. It is also cleared by assert-
ing the
RESET
pin or SWRST bit.
Runt Packet Count Overflow. In-
dicates that the Runt Packet
Count register rolled over at a
value of 255 runt packets. Runt
packets are defined as received
frames which passed the internal
address match criteria but did not
contain a minimum of 64-bytes of
data after SFD. The
INTR
pin will
be activated if the correspond-
ing mask bit RNTPCOM = 0.
Note that the RNTPC value re-
turned in the Receive Frame
Status (RFS2) will freeze at a
value of 255, whereas this regis-
ter based version of RNTPC
(REG ADDR 26) is free running.
RNTPCO is READ/CLEAR only.
It is set by the MACE device and
reset when read. Writing has no
effect. It is also cleared by assert-
ing the
RESET
pin or SWRST bit.
Missed Packet Count Overflow.
Indicates that the Missed Packet
Count register rolled over at a
value of 255 missed frames.
Missed frames are defined as re-
ceived frames which passed the
internal address match criteria
but were missed due to a Re-
ceive FIFO overflow, the receiver
being disabled (ENRCV = 0) or
an excessive receive frame
count (RCVFC > 15). The
INTR
pin will be activated if the corre-
sponding mask bit MPCOM = 0.
MPCO is READ/CLEAR only. It
is set by the MACE device and
reset when read. Writing has no
effect. It is also cleared by assert-
ing the
RESET
pin or SWRST bit.
Receive Interrupt. Indicates that
the host read the last byte/word
of a packet from the Receive
FIFO. The Receive Frame Status
is available immediately on the
next host read operation. The
INTR
pin will be activated if the
corresponding
RCVINTM = 0.
RCVINT is READ/CLEAR only. It
is set by the MACE device and
reset when read. Writing has no
effect. It is also cleared by activa-
tion of the
RESET
pin or SWRST
bit.
Transmit Interrupt. Indicates that
the MACE device has completed
Bit 3
RNTPCO
Bit 2
MPCO
Bit 1
RCVINT
mask
bit
Bit 0
XMTINT
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940AVC | 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A |
發(fā)布緊急采購，3分鐘左右您將得到回復。