- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366550 > AM79C940 (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問(wèn)控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 77/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)當(dāng)前第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
77
Am79C940
Programmer’s Register Model (continued)
Addr
Mnemonic
9
IMR
Interrupt Mask Register
80
40
20
10
08
04
02
01
10
PR
Poll Register
80
40
20
11
BIUCC
Bus Interface Unit Configuration Control
80
40
30
Contents
R/W
JABM
BABLM
CERRM
RCVCCOM
RNTPCOM
MPCOM
RCVINTM
XMTINTM
Jabber Error Mask
Babble Error Mask
Collision Error Mask
Receive Collision Count Overflow Mask
Runt Packet Count Overflow Mask
Missed Packet Count Overflow Mask
Receive Interrupt Mask
Transmit Interrupt Mask
XMTSV
TDTREQ
RDTREQ
Transmit Status Valid
Transmit Data Transfer Request
Receive Data Transfer Request
RO
—
BSWP
XMTSP—Transmit Start Point (2 bits)
00
Transmit after 4 bytes have been loaded
01
Transmit after 16 bytes have been loaded
10
Transmit after 64 bytes have been loaded
11
Transmit after 112 bytes have been loaded
SWRST
Software Reset
FIFO Configuration Control
C0
XMTFW
Transmit FIFO Watermark (2 bits)
00
Assert TDTREQ after 8 write cycles can be made
01
Assert TDTREQ after 16 write cycles can be made
10
Assert TDTREQ after 32 write cycles can be made
11
XX
30
RCVFW
Receive FIFO Watermark (2 bits)
00
Assert RDTREQ after 16 bytes are present
01
Assert RDTREQ after 32 bytes are present
10
Assert RDTREQ after 64 bytes are present
11
XX
08
XMTFWU
Transmit FIFO Watermark Update—loads XMTFW bits
04
RCVFWU
Receive FIFO Watermark Update—loads RCVFW bits
02
XMTBRST
Select Transmit Burst mode
01
RCVBRST
Select Receive Burst mode
Media Access Control (MAC) Configuration Control
80
PROM
Promiscuous mode
40
DXMT2PD
Disable Transmit Two Part Deferral
20
EMBA
Enable Modified Back-off Algorithm
10
—
08
DRCVPA
Disable Receive Physical Address
04
DRCVBC
Disable Receive Broadcast
02
ENXMT
Enable Transmit
01
ENRCV
Enable Receive
Byte Swap
01
12
FIFOCC
13
MACCC
R/W
R/W
R/W
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940_00 | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller |
| AM79C940AVC | 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。