VMAINS ZeroCross t
參數(shù)資料
型號： AMIS49587GEVK
廠商： ON Semiconductor
文件頁數(shù)： 13/55頁
文件大?。?/td> 0K
描述： KIT EVALUATION AMIS49587
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，電源線路收發(fā)器
嵌入式： 否
已用 IC / 零件： AMIS49587
已供物品： 2 個板，線纜，CD，文檔
其它名稱： AMIS49587GEVKOS
AMIS49587
http://onsemi.com
20
6 bit @ 300 baud
t
10 ms
VMAINS
ZeroCross
tZCD
VIR M50HZIN
CHIP _CLK
PLL in lock
Start of Physical PreFrame*
*The start of the Physical Subframe is shifted back with R_ZC_ADJUST[7:0] x 26 mS = tZCD to compensate for the zero cross delay
Figure 14. Zero Cross Adjustment to Compensate for Zero Cross Delay (Example for 50 Hz)
The phase difference between the zero crossing of the
mains and CHIP_CLK can be tuned. This opens the
possibility to compensate for external delay tZCD(e.g. opto
coupler) and for the 1.9 V positive threshold VIRM50HZIN of
the zero crossing detector. This is done by preloading the
PLL counter with a number value stored in register
R_ZC_ADJUST[7:0]. The adjustment period or granularity
is 26
ms. The maximum adjustment is 255 x 26 ms = 6.6 ms
which corresponds with 1/3rd of the mains sine period.
Table 23. ZERO CROSS DELAY COMPENSATION
R_ZC_ADJUST[7:0]
Compensation
0000 0000
0 ms
0000 0001
26 ms
0000 0010
52 ms
0000 0011
78 ms
…
1111 1101
6589 ms
1111 1110
6615 ms
1111 1111
6641 ms
6.1.3 Oscillator
The oscillator works with a standard parallel resonance
crystal of 24 MHz. XIN is the input to the oscillator inverter
gain stage and XOUT is the output.
XTAL _IN
XTAL _ OUT
C X
VSSA
C X
R X
24 MHz
Figure 15. Placement of the Capacitors and Crystal
with Clock Signal Generated Internally
For correct functionality the external circuit illustrated in
Figure 15 must be connected to the oscillator pins. For a
crystal requiring a parallel capacitance of 20 pF CX must be
around 30 pF. (Values of capacitors are indicative only and
are given by the crystal manufacturer). To guarantee startup
the series loss resistance of the crystal must be smaller than
80
W. A parallel resistor RX = 1 MW is recommended to
improve the clock symmetry.
The oscillator output fCLK = 24 MHz is the base frequency
for the complete IC. The clock frequency for the ARM fARM
= fCLK. The clock for the transmitter, fTX_CLK is equal to
fCLK / 2 or 12 MHz. All the transmitter internal clock signals
will be derived from fTX_CLK. The clock for the receiver,
fRX_CLK is equal to fCLK / 4 or 6 MHz. All the receiver
internal clock signals will be derived from fRX_CLK.
相關(guān)PDF資料
PDF描述
VI-J51-EY-S CONVERTER MOD DC/DC 12V 50W
383LX473M025A062 CAP ALUM 47000UF 25V 20% SNAP
M3DDK-3418R IDC CABLE - MKR34K/MC34M/MKR34K
CMH322522-27NML INDUCTOR WIREWOUND .027UH 1210
VI-J50-EZ-F4 CONVERTER MOD DC/DC 5V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AMIS-50050 制造商:ON Semiconductor 功能描述:SPREAD SPECTRUM BASEBAND CNTRLR - Trays 制造商:ON Semiconductor 功能描述:SPREAD SPECTRUM BASEBAND CNTRLR - Tape and Reel
AMIS-50051 制造商:ON Semiconductor 功能描述:DMOD 32LQFP / - Trays 制造商:ON Semiconductor 功能描述:DMOD - Tape and Reel
AMIS-52000 制造商:AMI 制造商全稱:AMI 功能描述:Single-Chip Radio Transceiver
AMIS-52050 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSCEIVER - 433MHZ (300-700MHZ), SSOP - Rail/Tube 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSCEIVER - 433MHZ (300-700MHZ), SSOP - Tape and Reel
AMIS-52100 制造商:AMI 制造商全稱:AMI 功能描述:Transceiver with Clock and Data Recovery
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*