參數(shù)資料
型號: ATMEGA103-6AI
廠商: Atmel
文件頁數(shù): 105/141頁
文件大?。?/td> 0K
描述: IC MCU 128K 6MHZ A/D IT 64TQFP
產(chǎn)品培訓模塊: megaAVR Introduction
標準包裝: 90
系列: AVR® ATmega
核心處理器: AVR
芯體尺寸: 8-位
速度: 6MHz
連通性: SPI,UART/USART
外圍設備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 128KB(64K x 16)
程序存儲器類型: 閃存
EEPROM 大小: 4K x 8
RAM 容量: 4K x 8
電壓 - 電源 (Vcc/Vdd): 4 V ~ 5.5 V
數(shù)據(jù)轉換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 托盤
配用: ATSTK501-ND - ADAPTER KIT FOR 64PIN AVR MCU
66
ATmega103(L)
0945I–AVR–02/07
UART
The ATmega103(L) features a full duplex (separate Receive and Transmit Registers)
Universal Asynchronous Receiver and Transmitter (UART). The main features are:
Baud Rate Generator that can Generate a large Number of Baud Rates (bps)
High Baud Rates at Low XTAL Frequencies
8 or 9 Bits Data
Noise Filtering
OverRun Detection
Framing Error Detection
False Start Bit Detection
Three separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
Data Transmission
A block schematic of the UART Transmitter is shown in Figure 41.
Data transmission is initiated by writing the data to be transmitted to the UART I/O Data
Register, UDR. Data is transferred from UDR to the Transmit Shift Register when:
A new character has been written to UDR after the stop bit from the previous
character has been shifted out. The Shift Register is loaded immediately.
A new character has been written to UDR before the stop bit from the previous
character has been shifted out. The Shift Register is loaded when the stop bit of the
character currently being transmitted has been shifted out.
If the 10(11)-bit Transmit Shift Register is empty, data is transferred from UDR to the
Shift Register. At this time the UDRE (UART Data Register Empty) bit in the UART Sta-
tus Register, USR, is set. When this bit is set (one), the UART is ready to receive the
next character. Writing to UDR clears UDRE. At the same time as the data is transferred
from UDR to the 10(11)-bit Shift Register, bit 0 of the Shift Register is cleared (start bit)
and bit 9 or 10 is set (stop bit). If 9-bit data word is selected (the CHR9 bit in the UART
Control Register, UCR is set), the TXB8 bit in UCR is transferred to bit 9 in the Transmit
Shift Register.
相關PDF資料
PDF描述
ATMEGA128A-AUR MCU AVR 128K FLASH 16MHZ 64TQFP
ATMEGA128L-8MJ IC MCU AVR 128K 8MHZ LV 64-QFN
ATMEGA16-16MUR MCU AVR 16KB FLASH 16MHZ 44QFN
ATMEGA164PA-AN IC MCU AVR 16K FLASH 44TQFP
ATMEGA164PA-CUR MCU AVR 16KB FLASH 20MHZ 49VFBGA
相關代理商/技術參數(shù)
參數(shù)描述
ATMEGA103L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA103L-4AC 功能描述:8位微控制器 -MCU TQFP-64 128K FLASH 3 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ATMEGA103L-4AI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 64K/128K Bytes In-System Programmable Flash
ATMEGA128 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA128(L) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATmega128(L) Preliminary Summary [Updated 9/03. 23 Pages]