- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378470 > CXD1198AQ (Sony Corporation) CD-ROM Subcode Decoder PDF資料下載
參數(shù)資料
| 型號： | CXD1198AQ |
| 廠商： | Sony Corporation |
| 英文描述： | CD-ROM Subcode Decoder |
| 中文描述： | 光盤子碼解碼器 |
| 文件頁數(shù)： | 22/51頁 |
| 文件大小： | 426K |
| 代理商： | CXD1198AQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
—22—
CXD1198AQ
(25) CPU DMA Address Counter Lower (18H)
(26) CPU DMA Address Counter Middle (19H)
(27) CPU DMA Address Counter Upper (1AH)
These are 20-bit registers for setting the address from which to start the data transfer by DMA with the
CPU. Their values are incremented each time 1 byte has been transferred by DMA.
(28) Configuration Register (1BH)
Bit 0 : CDL 3
×
Series
This bit is set to “1” when connected to the CDL30 or 35 series LSI.
Bit 1 : Packet Mode
When this bit is “0”, transfers the decoded data in 4 packs to the DRAM for each subcode sync;
when it is “1”, transfers the decoded data in 4 packs starting from the pack prior to the fifth pack
to the DRAM for each subcode sync.
Bit 2 : Buffer Memory Size 1
Bit 3 : Buffer Memory Size 2
Select the buffer memory size : 64 kB with (Bit 3, Bit 2) = (0, 0), 256 kB with (0, 1) and 1 MB
with (1, x).
Bit 4 : Error Pointer Write Data
Sets the error pointer (DDBP) value when data is transferred by DMA from the buffer memory
to the CXD1186BQ.
Bit 5 : HCLK Disable Mode
The HCLK output remains low when this bit is “1”. When “0”, a clock signal with half the
frequency of XTL2 is output from the HCLK output.
Bit 6 : Reserved
Bit 7 : Reserved
(29) Drive Command Register (20H)
The command register for the host interface of the CXD1186BQ is mapped in the register address space
of this IC.
(30) Drive Parameter Register (21H)
The parameter register for the host interface of the CXD1186BQ is mapped in the register address space
of this IC.
(31) Drive Write Data Register (22H)
The write data register for the host interface of the CXD1186BQ is mapped in the register address space
of this IC.
(32) Drive Control Register (23H)
The control register for the host interface of the CXD1186BQ is mapped in the register address space of
this IC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD1199AQ | CD-ROM DECODER |
| CXD1257AR | CCD Camera Timing Generator |
| CXD1267AN | CCD Vertical Clock Driver |
| CXD1806 | CD-ROM DECODER |
| CXD1806AQ | CD-ROM DECODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD1199AQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD-ROM DECODER |
| CXD12-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CXD12-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CXD1217 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Synchronizing Signal Generator for Video Camera |
| CXD1217M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Synchronizing Signal Generator for Video Camera |
發(fā)布緊急采購，3分鐘左右您將得到回復。