參數(shù)資料
型號: CY39200V208-83NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 25/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 31 of 86
Channel Memory DP SRAM Flow-Through R/W Timing
Channel Memory DP SRAM Pipeline R/W Timing
Switching Waveforms (continued)
CLOCK
tCHMCYC1
tCHMH
tCHMS
WRITE
Dn+1
tCHMS
tCHMH
OUTPUT
An+1
An+2
An+3
An
ADDRESS
tCHMDV1
Dn–1
Dn+3
Dn–1
An–1
DATA
tCHMDV1
Dn+3
Dn+2
Dn+1
Dn
ENABLE
INPUT
An+1
An+2
Dn+1
tCHMCYC2
tCHMH
tCHMS
tCHMH
An
tCHMS
tCHMH
An+3
An–1
Dn+3
Dn–1
tCHMDV2
Dn
Dn+1
Dn+2
tCHMDV2
CLOCK
WRITE
OUTPUT
ADDRESS
DATA
ENABLE
INPUT
相關(guān)PDF資料
PDF描述
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
CY62148L-100SC 512K X 8 STANDARD SRAM, 100 ns, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V256-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities