參數(shù)資料
型號(hào): CY39200V208-83NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁(yè)數(shù): 50/86頁(yè)
文件大?。?/td> 2802K
代理商: CY39200V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 54 of 86
K25
NC
IO5
K26
NC
IO5
L1
IO0
L2
IO0
L3
IO0
L4
IO0
L11
GND
L12
GND
L13
GND
L14
GND
L15
GND
L16
GND
L23
NC
IO5
L24
IO/VREF5
L25
NC
IO5
L26
NC
IO5
M1
IO0
M2[19]
IO0
M3[19]
IO0
M4
VCCIO0
M11
GND
M12
GND
M13
GND
M14
GND
M15
GND
M16
GND
M23
VCCIO5
M24
NC
IO5
M25
NC
IO5
M26
NC
IO5
N1
NC
VCC
N2
IO/VREF0
N3[19]
IO0
N4[19]
IO1
N11
GND
N12
GND
N13
GND
N14
GND
N15
GND
N16
GND
N23[19]
IO5
N24
IO5
N25
IO5
N26
IO/VREF5
Table 12. 388 BGA Pin Table (continued)
Pin
CY39050
CY39100
CY39200
相關(guān)PDF資料
PDF描述
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
CY62148L-100SC 512K X 8 STANDARD SRAM, 100 ns, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V256-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities