參數(shù)資料
型號: CY39200V208-83NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 85/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 86 of 86
*I
328760
See ECN
PCX
Removed 39K165 family in part ordering information
Removed 39K165 from 208-EQFP, 484-FBGA, 388-BGA, 676-FBGA pin tables.
Removed old note 20 which identify slow 39K165 IOs
Added Lead (Pb)-free logo on all pages, add note in Features section.
Added Lead (Pb)-free package diagram labels.
Added Lead (Pb)-free parts to Ordering Information:
CY39030V208-233NTXC, CY39030V208-125NTXC, CY39030V208-125NTXI,
CY39030V208-83NTXC, CY39030V208-83NTXI, CY39050V208-233NTXC,
CY39050V208-125NTXC, CY39050V208-125NTXI, CY39050V208-83NTXC,
CY39050V208-83NTXI, CY39100V208B-200NTXC,
CY39100V208B-125NTXC, CY39100V208B-83NTXC,
CY39200V208-181NTXC, CY39200V208-125NTXC, CY39200V208-83NTXC
Document Title: Delta39K ISR CPLD Family CPLDs at FPGA Densities
Document Number: 38-03039
REV.
ECN NO.
Issue
Date
Orig. of
Change
Description of Change
相關PDF資料
PDF描述
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
CY62148L-100SC 512K X 8 STANDARD SRAM, 100 ns, PDSO32
相關代理商/技術參數(shù)
參數(shù)描述
CY39200V256-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities