參數(shù)資料
型號: CY39200V208-83NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 37/86頁
文件大小: 2802K
代理商: CY39200V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 42 of 86
Package Diagrams (continued)
BOTTOM VIEW
TOP VIEW
10
98
76
54
3
2
1
A
B
C
D
E
F
G
H
J
K
PIN 1 CORNER
0.20(4X)
0.25MCAB
0.05 M C
0.45±0.05(256X)-CPLD DEVICES (37K & 39K)
0.25
C
0.70±0.05
C
SEATING PLANE
0.15
C
16 15 14 13 12
11
T
R
P
M
N
L
N
T
R
P
M
L
K
J
F
G
H
E
D
A
C
B
16
15
13 14
12
10 11
9
28
7
6
5
4
3
1
A
B
0.50 (256X)-ALL OTHER DEVICES
+0.10
-0.05
A1 0.36
0.56
A 1.40 MAX. 1.70 MAX.
REFERENCE JEDEC MO-192
15.00
1.00
0.35
A
17.00±0.10
7.50
15.00
17.00±0.10
1.00
A1
-0.05
+0.10
256-Ball FBGA (17 x 17 mm) BB256
51-85108-*F
相關(guān)PDF資料
PDF描述
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
CY62148L-100SC 512K X 8 STANDARD SRAM, 100 ns, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V256-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities