參數(shù)資料
型號: CY39200V208-83NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 52/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-83NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 56 of 86
U3
NC
IO1
U4
VCCPRG
U23
VCCPRG
U24
IO4
U25
IO4
U26
NC
IO4
V1
NC
IO1
V2
NC
IO1
V3
IO1
V4
VCCIO1
V23
VCCIO4
V24
NC
IO4
V25
NC
IO4
V26
NC
IO4
W1
IO1
W2
IO1
W3
IO/VREF1
W4
VCCIO1
W23
VCCIO4
W24
NC
IO4
W25
NC
IO/VREF4
W26
NC
IO4
Y1
IO1
Y2
IO1
Y3
IO1
Y4
IO1
Y23
NC
IO4
Y24
NC
IO4
Y25
NC
IO4
Y26
IO4
AA1
IO1
AA2
IO1
AA3
IO/VREF1
AA4
IO1
AA23
IO4
AA24
IO4
AA25
IO/VREF4
AA26
IO4
AB1
VCCCNFG
AB2
Config_Done
AB3
IO1
AB4
IO1
AB23
IO4
AB24
IO4
Table 12. 388 BGA Pin Table (continued)
Pin
CY39050
CY39100
CY39200
相關(guān)PDF資料
PDF描述
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
CY62148L-100SC 512K X 8 STANDARD SRAM, 100 ns, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V256-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V256-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities