參數(shù)資料
型號(hào): CY3930V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 52/86頁(yè)
文件大小: 1212K
代理商: CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 56 of 86
P1
IO1IO1
P2
IO/VREF1
P3[19]
IO1IO1
P4[19]
IO1IO1
P11
GND
P12
GND
P13
GND
P14
GND
P15
GND
P16
GND
P23
VCC
P24[19]
IO5IO5
P25[19]
IO5IO5
P26
NC
VCC
R1
IO1IO1
R2
IO1IO1
R3
NC
IO1
R4
VCCIO1
R11
GND
R12
GND
R13
GND
R14
GND
R15
GND
R16
GND
R23
VCCIO4
R24[19]
IO4IO4
R25[19]
IO4IO4
R26
NC
IO5
T1
NC
IO1
T2
NC
IO1
T3
NC
IO/VREF1
T4
NC
IO1
T11
GND
T12
GND
T13
GND
T14
GND
T15
GND
T16
GND
T23[19]
IO4IO4
T24
IO4
T25
IO/VREF4
T26
IO4
U1
NC
IO1
U2
NC
IO1
Table 12. 388 BGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities