參數(shù)資料
型號(hào): CY3930V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 73/86頁(yè)
文件大小: 1212K
代理商: CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 75 of 86
V7
IO2
V8
NC
IO2
V9
VCCCNFG
V10
VCCIO2
V11
IO2
V12
IO2
V13
NC
VCC
V14
VCCIO3
V15
IO3
V16
IO3
V17
IO3
V18
GND
V19
NC
IO4
V20
NC
IO4
V21
NC
IO4
V22
NC
IO4
W1
NC
IO/VREF1
W2
VCCIO1
W3
NC
IO1
W4
GND
W5
Reset
W6
IO2
W7
NC
IO2
W8
IO2
W9
NC
IO/VREF2
W10
NC
IO/VREF2
W11
IO2
W12
IO2
W13
NC
IO/VREF3
W14
NC
IO/VREF3
W15
IO3
W16
IO3
W17
IO3
W18
NC
IO3
W19
GND
W20
NC
IO4
W21
VCCIO4
W22
NC
IO/VREF4
Y1
NC
IO2
Y2
NC
IO2
Y3
NC
IO2
Y4
IO2
Y5
IO2
Y6
IO2
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities