- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298975 > CY7C1339B-133BGIT (CYPRESS SEMICONDUCTOR CORP) 128K X 32 CACHE SRAM, 4 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | CY7C1339B-133BGIT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 128K X 32 CACHE SRAM, 4 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119 |
| 文件頁數(shù)： | 15/17頁 |
| 文件大?。?/td> | 527K |
| 代理商： | CY7C1339B-133BGIT |
CY7C1339B
Document #: 38-05141 Rev. *A
Page 7 of 17
Write Cycle Descriptions[4, 5, 6]
Function
GW
BWE
BW3
BW2
BW1
BW0
Read
1
XX
Read
10
11
Write Byte 0 – DQ[7:0]
10
11
10
Write Byte 1 – DQ[15:8]
10
11
01
Write Bytes 1, 0
1
01
10
0
Write Byte 2 – DQ[23:16]
10
11
Write Bytes 2, 0
1
01
0
Write Bytes 2, 1
1
01
00
1
Write Bytes 2, 1, 0
1
0
1
0
Write Byte 3 – DQ[31:24]
10
01
11
Write Bytes 3, 0
1
00
11
0
Write Bytes 3, 1
1
00
10
1
Write Bytes 3, 1, 0
1
0
1
0
Write Bytes 3, 2
1
00
01
1
Write Bytes 3, 2, 0
1
0
1
0
Write Bytes 3, 2, 1
1
0
1
Write All Bytes
1
0
Write All Bytes
0
X
Notes:
4.
X = “don't care,” 1 = Logic HIGH, 0 = Logic LOW.
5.
The SRAM always initiates a Read cycle when ADSP asserted, regardless of the state of GW, BWE, or BW[3:0]. Writes may occur only on subsequent clocks
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to three-state. OE
is a don't care for the remainder of the Write cycle.
6.
OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle DQ = High-Z when OE is inactive
or when the device is deselected, and DQ = data when OE is active.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1339G-200AXCT | 128K X 32 CACHE SRAM, 2.8 ns, PQFP100 |
| CY7C1347D-250BGC | 128K X 36 CACHE SRAM, 2.4 ns, PBGA119 |
| CY7C1512JV18-267BZXC | 4M X 18 QDR SRAM, 0.45 ns, PBGA165 |
| CY7C1515AV18-250BZXI | 2M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| CY7C1522JV18-250BZI | 8M X 8 DDR SRAM, 0.45 ns, PBGA165 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1339F-100AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 128K x 32 4.5ns 100-Pin TQFP |
| CY7C1339F-100BGI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1339F-100BGIT | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 128K x 32 4.5ns 119-Pin BGA T/R |
| CY7C1339F-133AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 128K x 32 4ns 100-Pin TQFP |
| CY7C1339F-166AC | 制造商:Rochester Electronics LLC 功能描述:128KX32 3.3V SYNC-PL SRAM (2.5/3.3V I/O) 1CD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。