參數(shù)資料
型號(hào): CY8C5386AXI-081
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 外設(shè)及接口
英文描述: MULTIFUNCTION PERIPHERAL, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLAINT, MS-026, TQFP-100
文件頁(yè)數(shù): 89/102頁(yè)
文件大?。?/td> 2374K
代理商: CY8C5386AXI-081
PRELIMINARY
PSoC 5: CY8C53 Family Datasheet
Document Number: 001-55035 Rev. *G
Page 87 of 102
11.8.3 Interrupt Controller
11.8.4 JTAG Interface
11.8.5 SWD Interface
11.8.6 TPIU Interface
Table 11-70. Interrupt Controller AC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Delay from interrupt signal input to ISR
code execution from main line code
Includes worse case completion of
longest instruction DIV with 6
cycles
20
Tcy CPU
Delay from interrupt signal input to ISR
code execution from ISR code
Includes worse case completion of
longest instruction DIV with 6
cycles
20
Tcy CPU
Table 11-71. JTAG Interface AC Specifications[40]
Parameter
Description
Conditions
Min
Typ
Max
Units
f_TCK
TCK frequency
3.3 V
VDDD 5 V
MHz
1.71 V
VDDD < 3.3 V
MHz
T_TDI_setup
TDI, TMS setup before TCK high
0
ns
T_TDI_hold
TDI, TMS hold after TCK high
T = 1/f_TCK
T/4
T_TDO_valid
TCK low to TDO valid
T = 1/f_TCK
2T/5
T_TDO_hold
TDO hold after TCK high
T = 1/f_TCK
T/4
TCK to device outputs valid
TBD
ns
Table 11-72. SWD Interface AC Specifications[40]
Parameter
Description
Conditions
Min
Typ
Max
Units
f_SWDCK
SWDCLK frequency
3.3 V
VDDD 5 V
MHz
1.71 V
VDDD < 3.3 V
MHz
1.71 V
VDDD < 3.3 V, SWD over
USBIO pins
––
5.5[42]
MHz
T_SWDI_setup SWDIO input setup before SWDCK high T = 1/f_SWDCK
T/4
T_SWDI_hold
SWDIO input hold after SWDCK high
T = 1/f_SWDCK
T/4
T_SWDO_valid SWDCK low to SWDIO output valid
T = 1/f_SWDCK
2T/5
T_SWDO_hold SWDIO output hold after SWDCK high T = 1/f_SWDCK
T/4
Notes
40. Based on device characterization (Not production tested).
41. f_TCK must also be no more than 1/3 CPU clock frequency.
42. f_SWDCK must also be no more than 1/3 CPU clock frequency.
43. TRACEPORT signal frequency and bit rate are limited by GPIO output frequency. See “GPIO” on page 63.for AC Specifications.
Table 11-73. TPIU Interface AC Specifications[40]
Parameter
Description
Conditions
Min
Typ
Max
Units
TRACEPORT (TRACECLK) frequency
MHz
SWV bit rate
Mbit
相關(guān)PDF資料
PDF描述
CYD18S72AV-133BBI 256K X 72 DUAL-PORT SRAM, 5.5 ns, PBGA484
CYDD18S72V18-167BGI 256K X 72 DUAL-PORT SRAM, 9 ns, PBGA484
CYW2330ZITR PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO20
CYW311OXCT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
CZ23EH-FREQ-OUT23 VCXO, CLOCK, 1.25 MHz - 65 MHz, CMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C5466AXI-064 功能描述:可編程片上系統(tǒng) - PSoC PSoC 5 RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT
CY8C5466AXI-064T 功能描述:可編程片上系統(tǒng) - PSoC 64Kb Flash 16Kb SRAM PSoC 5 RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT
CY8C5466LTI-063 功能描述:可編程片上系統(tǒng) - PSoC PSoC 5 RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT
CY8C5466LTI-063T 功能描述:可編程片上系統(tǒng) - PSoC 64Kb Flash 16Kb SRAM PSoC 5 RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT
CY8C5467AXI-011 功能描述:可編程片上系統(tǒng) - PSoC PSoC 5 RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:67 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT