參數(shù)資料
型號(hào)： D950-CORE
廠商： 意法半導(dǎo)體
元件分類： 數(shù)字信號(hào)處理
英文描述： 16-Bit Fixed Point Digital Signal Processor DSP Core
中文描述： 16位定點(diǎn)數(shù)字信號(hào)處理器DSP核
文件頁(yè)數(shù)： 79/89頁(yè)
文件大?。?/td> 560K
代理商： D950-CORE
79/89
D950-Core
7.4.3 Operation
The DMA controller interface contains four independent channels allowing data transfer on I-
memory space and simultaneous data transfer on X and Y-memory spaces. When requests
occur at the same time on different channels, to transfer data on the same bus, the requests
are concatenated to be acknowledged during the same transfer, according to the following
fixed priority (see table):
The DMA transfer is based on a DSP cycle stealing operation:
The DMA controller generates a ‘hold request’ to the AS-DSP.
The AS-DSP sends back a ‘hold acknowledge’ to the DMA controller and
enters the hold state (bus released).
The DMA controller, manages the transfer and enters its idle state at the end of
the transfer, until reception of a new DMA request. The ‘hold request’ signal is
removed.
The data transfer duration is n+2 cycles, split into:
One cycle inserted at the beginning of the transfer when bus controls are
released by the D950-Core, n cycles for the number of data words to be trans-
ferred.
Another cycle is inserted at the end of the transfer when bus controls are
released by the DMA controller.
Single or block data can be transferred. The ‘DMA request’ signal is well adapted to such data
transfers by being either edge (single) or level (block) sensitive. Nevertheless, data blocks can
be transferred one data at time using an edge sensitive request signal.
A double buffering mechanism is available to deal with data blocks requiring the allocation of
2N addresses for the transfer of a N data block.
An interrupt can be used to warn AS-DSP that a predefined number of data have been
transferred and are ready to be processed. Interrupt requests are sent from the DMA controller
to the interrupt controller. The selected channels must be edge sensitive and the user has to
define the proper priority.
There are two ways to connect the DMA and the interrupt controllers, depending on the state
on the DIP_ENA static pin:
DIP_ENA = 0, there are enough available interrupt sources in the interrupt
controller: connect each DMA channel interrupt request (DITi, active on falling
Table 7.1
DMA Controller Interface Priority Levels
Priority
0
1
2
3
Channel
0
1
2
3
Level
Highest
Lowest
8
相關(guān)PDF資料
PDF描述
D965-R NPN Plastic-Encapsulate Transistors
D965-T NPN Plastic-Encapsulate Transistors
DA-02325D1102 14-Bit Digital-to-Analog Converter
DA-02325D1112 14-Bit Digital-to-Analog Converter
DA-02325D1113 14-Bit Digital-to-Analog Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
D950N 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Netz-Gleichrichterdiode Rectifier Diode
D950N18T 功能描述:整流器 Rectifier Diode 950A 1800V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel
D-951-10 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:NylaKrimp? Funnel Entry Ring Tongue Terminal for 8 AWG Wire, Stud #5
D-951-14 制造商:ETC MOLEX-INACTIVE 功能描述:Cross Referenced to MOLEX - Part: MOL19067-0018
D-951-38 制造商:ETC MOLEX-INACTIVE 功能描述:Cross Referenced to MOLEX - Part: MOL19067-0022
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*