參數(shù)資料
型號： DAC1208D750HN
廠商： NXP SEMICONDUCTORS
元件分類： DAC
英文描述： Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
中文描述： SERIAL INPUT LOADING, 0.02 us SETTLING TIME, 12-BIT DAC, PQCC64
封裝： 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, SOT804-3, VQFN-64
文件頁數(shù)： 43/98頁
文件大小： 554K
代理商： DAC1208D750HN
DAC1208D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 6 December 2010
43 of 98
NXP Semiconductors
DAC1208D750
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
Table 30.
Default settings are shown highlighted.
Bit
Symbol
7
DAC_B_PD
DAC_B_CFG_1 register (address 0Ch) bit description
Access
R/W
Value
Description
DAC B power
on
off
DAC B Sleep mode
disabled
enabled
lower 6 bits for the DAC B offset
0
1
6
DAC_B_SLEEP
R/W
0
1
00h
5 to 0
DAC_B_OFFSET[5:0]
R/W
Table 31.
Bit
7 to 6
DAC_B_CFG_2 register (address 0Dh) bit description
Symbol
DAC_B_GAIN_COARSE[1:0]
Access
R/W
Value
1h
Description
least significant 2 bits for the DAC B gain setting for
coarse adjustment
the 6 bits for the DAC B gain setting for fine
adjustment
5 to 0
DAC_B_GAIN_FINE[5:0]
R/W
00h
Table 32.
Bit
7 to 6
DAC_B_CFG_3 register (address 0Eh) bit description
Symbol
DAC_B_GAIN_COARSE[3:2]
Access
R/W
Value
3h
Description
most significant 2 bits for the DAC B gain setting for
coarse adjustment
most significant 6 bits for the DAC B offset
5 to 0
DAC_B_OFFSET[11:6]
R/W
00h
Table 33.
Default settings are shown highlighted.
Bit
Symbol
1
MINUS_3DB
DAC_CFG register (address 0Fh) bit description
Access
R/W
Value
Description
NCO gain
unity
3 dB
noise shaper
disabled
enabled
0
1
0
NOISE_SHAPER
R/W
0
1
Table 34.
Default settings are shown highlighted.
Bit
Symbol
3 to 1
DAC_DIG_BIAS[2:0]
DAC_CURRENT_0 register (address 11h) bit description
Access
R/W
Value
3h
Description
bias current control (see
Table 46
)
Table 35.
Default settings are shown highlighted.
Bit
Symbol
3 to 1
DAC_MST_BIAS[2:0]
DAC_CURRENT_1 register (address 12h) bit description
Access
R/W
Value
3h
Description
bias current control (see
Table 46
)
相關(guān)PDF資料
PDF描述
DAC1208D750HN Dual 12-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DL-5538S-C550-SB 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
DL-5538S-C450-FB 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
DL-5538S-C450-S 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
DL-5538S-C450-SB 1270 nm ~ 1610 nm DFB LD MODULES 2.5 Gbps CWDM MQW-DFB LD RECEPTACLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1208D750HN/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 12BIT DAC 750MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1208D750HN-C1 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1208D750HN-C18 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1208LCD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*