- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376965 > DS21Q50N Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | DS21Q50N |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 26/99頁 |
| 文件大小： | 325K |
| 代理商： | DS21Q50N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
DS21Q50
Page 26 of 99
7.1 POWER–UP SEQUENCE
On power–up, after the supplies are stable the DS21Q50 should be configured for operation by writing to all of
the internal registers (this includes setting the Test Registers to 00h) since the contents of the internal registers
cannot be predicted on power–up. The LIRST (CCR5.4) should be toggled from zero to one to reset the line
interface circuitry (it will take the device about 40ms to recover from the LIRST bit being toggled). Finally, after
the SYSCLK input is stable, the ESR bits (CCR4.5 & CCR4.6) should be toggled from a zero to a one (this
step can be skipped if the elastic store is disabled).
Register Name:
RCR
Register Description:
RECEIVE CONTROL REGISTER
Register Address:
10 Hex
Bit #
7
6
5
4
SYM
RSMF
RSM
RSIO
RESE
3
-
2
1
0
FRC
SYNCE RESYN
C
SYMBOL
RSMF
BIT NAME AND DESCRIPTION
7
RSYNC Multiframe Function.
Only used if the RSYNC pin is
programmed in the multiframe mode (RCR.6=1).
0 = RSYNC outputs CAS multiframe boundaries
1 = RSYNC outputs CRC4 multiframe boundaries
6
RSYNC Mode Select.
0 = frame mode (see the timing in Section 22.1)
1 = multiframe mode (see the timing in Section 22.1)
5
RSYNC I/O Select.
(Note: this bit must be set to zero when RCR
.4=0).
0 = RSYNC is an output (depends on RCR.6)
1 = RSYNC is an input (only valid if elastic store enabled)
4
Receive Elastic Store Enable.
0 = elastic store is bypassed
1 = elastic store is enabled
3
Unused.
Should Be set = 0 for proper operation
2
Frame Resync Criteria.
0 = resync if FAS received in error 3 consecutive times
1 = resync if FAS or bit 2 of non–FAS is received in error 3 consecutive
times
1
Sync Enable.
0 = auto resync enabled
1 = auto resync disabled
0
Resync.
When toggled from low to high, a resync is initiated. Must be
cleared and set again for a subsequent resync.
RSM
RSIO
RESE
-
FRC
SYNCE
RESYNC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21Q55DK | Quad T1/E1/J1 Transceiver Design Kit Daughter Card |
| DS21Q55 | Quad T1/E1/J1 Transceiver |
| DS21Q55N | Quad T1/E1/J1 Transceiver |
| DS21S07A | SCSI Terminator |
| DS21S07AE | Terminator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21Q55 | 功能描述:IC TXRX QUAD T1/E1/J1 SCT 256BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| DS21Q552 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V Quad T1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q552+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V Quad T1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q552B | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS21Q552BN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。