參數(shù)資料
型號： DS21Q59DK
廠商： Maxim Integrated Products
文件頁數(shù)： 9/76頁
文件大?。?/td> 0K
描述： KIT DESIGN FOR DS21Q59
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
主要目的： 電信，調(diào)幀器和線路接口裝置（LIU）
已用 IC / 零件： DS21Q59
DS21Q59 Quad E1 Transceiver
17 of 76
ADDRESS
R/W
NAME
FUNCTION
37
R/W
SA8
Signaling Access Register 8
38
R/W
SA9
Signaling Access Register 9
39
R/W
SA10
Signaling Access Register 10
3A
R/W
SA11
Signaling Access Register 11
3B
R/W
SA12
Signaling Access Register 12
3C
R/W
SA13
Signaling Access Register 13
3D
R/W
SA14
Signaling Access Register 14
3E
R/W
SA15
Signaling Access Register 15
3F
R/W
SA16
Signaling Access Register 16
Note 1: The device ID register and the system clock-interface control register exist in Transceiver 1 only (TS0, TS1 = 0).
Note 2: Only the factory uses the test register; this register must be cleared (set to all zeros) on power-up initialization to ensure proper
operation.
8. CONTROL, ID, AND TEST REGISTERS
The DS21Q59 operation is configured through a set of nine control registers. Typically, registers are only accessed
when the system is first powered up. Once the device has been initialized, the control registers only need to be
accessed when there is a change in the system configuration. There is one receive control register (RCR), one
transmit control register (TCR), and seven common control registers (CCR1 to CCR7). Each of these registers is
described in this section.
Address 0Fh has a device identification register (IDR). The four MSBs of this read-only register are fixed to 1 0 0 1,
indicating that a DS21Q59 E1 quad transceiver is present. The lower 4 bits of the IDR are used to identify the
revision of the device. This register exists in Transceiver 1 only (TS0, TS1 = 0).
The factory in testing the DS21Q59 uses the test register at addresses 1E. On power-up, the test register should
be set to 00h for the DS21Q59 to properly operate.
Register Name:
IDR
Register Description:
Device Identification Register
Register Address:
0F Hex
Bit #
7
6
5
4
3
2
1
0
Name
1
0
1
ID3
ID2
ID1
ID0
NAME
BIT
FUNCTION
1
7
Bit 7
0
6
Bit 6
0
5
Bit 5
1
4
Bit 4
ID3
3
Chip Revision Bit 3. MSB of a decimal code that represents the chip revision.
ID2
1
Chip Revision Bit 2
ID1
2
Chip Revision Bit 1
ID0
0
Chip Revision Bit 0. LSB of a decimal code that represents the chip revision.
相關(guān)PDF資料
PDF描述
RCM28DCTH CONN EDGECARD 56POS DIP .156 SLD
EET-ED2D152EA CAP ALUM 1500UF 200V 20% SNAP
RCM28DCTD CONN EDGECARD 56POS DIP .156 SLD
PLE0G681MDO1 CAP ALUM 680UF 4V 20% RADIAL
PLE0E561MCO1 CAP ALUM 560UF 2.5V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21Q59L 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q59L+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q59LN 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q59LN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21S07A 制造商:Maxim Integrated Products 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*