- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19363 > DSPB56725CAF (Freescale Semiconductor)IC DSP 24BIT 80LQFP PDF資料下載
參數(shù)資料
| 型號： | DSPB56725CAF |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 19/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT 80LQFP |
| 標準包裝： | 90 |
| 系列： | DSP56K/Symphony |
| 類型： | 音頻處理器 |
| 接口： | 主機接口，I²C，SAI，SPI |
| 時鐘速率： | 200MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 112kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.00V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Symphony DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 2
Freescale Semiconductor
26
92
FST input (wl) to data out enable from high impedance
—
21.0
—
ns
93
FST input (wl) to transmitter #0 drive enable assertion
—
14.0
—
ns
94
Flag output valid after SCKT rising edge
—
14.0
9.0
x ck
i ck
ns
95
HCKR/HCKT clock cycle
—
2
× TC
10
—
ns
96
HCKT input rising edge to SCKT output
—
18.0
—
ns
97
HCKR input rising edge to SCKR output
—
18.0
—
ns
Note:
1. 0.95 V < VVDD_CORE < 1.05 V and Tj < 100° C, CL = 50 pF
2. i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode
(asynchronous implies that SCKT and SCKR are two different clocks)
i ck s = internal clock, synchronous mode
(synchronous implies that SCKT and SCKR are the same clock)
3. bl = bit length
wl = word length
wr = word length relative
4. SCKT(SCKT pin) = transmit clock
SCKR(SCKR pin) = receive clock
FST(FST pin) = transmit frame sync
FSR(FSR pin) = receive frame sync
HCKT(HCKT pin) = transmit high frequency clock
HCKR(HCKR pin) = receive high frequency clock
5. For the internal clock, the external clock cycle is defined by Tc and the ESAI control register.
6. The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync
signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one
before last bit clock of the first word in frame.
7. Periodically sampled and not 100% tested.
8. ESAI_1, ESAI_2, ESAI_3 specs match those of ESAI.
Table 11. Enhanced Serial Audio Interface Timing (Continued)
No.
Characteristics1, 2, 3
Symbol Expression3
Min
Max
Condition4 Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRJC155K050RRJ | CAP TANT 1.5UF 50V 10% 2312 |
| TPSC226M016H0150 | CAP TANT 22UF 16V 20% 2312 |
| EMM43DRXI | CONN EDGECARD 86POS DIP .156 SLD |
| TPSD107M010Y0080 | CAP TANT 100UF 10V 20% 2917 |
| AYM28DRMN | CONN EDGECARD 56POS .156 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPB720DB1E | 功能描述:子卡和OEM板 B VERSION 720 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB721DB1E | 功能描述:子卡和OEM板 B VERSION 721 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB721DB2E | 功能描述:子卡和OEM板 B VERSION 721 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB724DB1E | 功能描述:子卡和OEM板 B VERSION 724 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB725DB2E | 功能描述:子卡和OEM板 B VERSION 725 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復。