Symphony DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 2 Freescale Semico" />
參數(shù)資料
型號(hào): DSPB56725CAF
廠商: Freescale Semiconductor
文件頁數(shù): 2/48頁
文件大?。?/td> 0K
描述: IC DSP 24BIT 80LQFP
標(biāo)準(zhǔn)包裝: 90
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機(jī)接口,I²C,SAI,SPI
時(shí)鐘速率: 200MHz
非易失內(nèi)存: 外部
芯片上RAM: 112kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.00V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 托盤
Symphony DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 2
Freescale Semiconductor
10
1.1.8
External Clock Operation
The DSP56724/DSP56725 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip
oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; see Figure 6.
Figure 6. Using the On-Chip Oscillator
If the DSP56724/DSP56725 system clock is an externally supplied square wave voltage source, it is connected to EXTAL
(Figure 7). When the external square wave source is connected to EXTAL, the XTAL pin is not used.
Figure 7. External Clock Timing
3
PLL VCO Frequency
Fvco
200
500
MHz
Fvco = (Fin * NF)/NR
4
Output Clock Frequency [1] [2]
with PLL enabled
with PLL disabled
Fout
25
200 or 250
MHz
Fout = Fvco/NO
Fout = Fin
5
System Clock Frequency
with PLL enabled[2]
with PLL disabled
Fsys
0.195
0
200 or 250
200
MHz
Fsys = Fout/2DF
Fsys = Fout
Note:
1. Fin = External frequency
NF = Multiplication Factor
NR = Predivision Factor
NO = Output Divider
DF = Division Factor
2. Maximum frequency of 200 MHz supported at 0.95 V < VVDD_CORE < 1.05 V and –40 < Tj < 100° C
Maximum frequency of 250 MHz supported at 1.14 V < VVDD_CORE < 1.26 V and 0 < Tj < 90° C
Table 5. Internal Clocks (Continued)
No.
Characteristics
Symbol
Min
Typ
Max
Unit
Condition
Suggested component values:
fosc = 24.576 MHz
R = 1 M ±10%
C (EXTAL)= 18 pF
Calculations are for a 5–30 MHz crystal with the following parameters:
shunt capacitance (C0) of 10 pq–F12 pF
series resistance 40 Ohm
C (XTAL) = 18 pF
drive level of 10
μW
XTAL
EXTAL
R
XTAL1
C
EXTAL
VIL
VIH
Midpoint
Note:
The midpoint is 0.5 (VIH + VIL).
Eth
Etl
Etc
7
8
6
相關(guān)PDF資料
PDF描述
TRJC155K050RRJ CAP TANT 1.5UF 50V 10% 2312
TPSC226M016H0150 CAP TANT 22UF 16V 20% 2312
EMM43DRXI CONN EDGECARD 86POS DIP .156 SLD
TPSD107M010Y0080 CAP TANT 100UF 10V 20% 2917
AYM28DRMN CONN EDGECARD 56POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB720DB1E 功能描述:子卡和OEM板 B VERSION 720 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB721DB1E 功能描述:子卡和OEM板 B VERSION 721 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB721DB2E 功能描述:子卡和OEM板 B VERSION 721 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB724DB1E 功能描述:子卡和OEM板 B VERSION 724 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB725DB2E 功能描述:子卡和OEM板 B VERSION 725 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit