參數(shù)資料
型號: FW322
英文描述: 1394A PCI PHY/Link Open Host Controller Interface
中文描述: 1394A端口物理層的PCI /鏈接開放主機(jī)控制器接口
文件頁數(shù): 104/148頁
文件大?。?/td> 1723K
代理商: FW322
104
Lucent Technologies Inc.
FW322
1394A PCI PHY/Link Open Host Controller Interface
Data Sheet, Rev. 1
February 2001
Internal Registers
(continued)
Isochronous Cycle Timer Register
The isochronous cycle timer register indicates the current cycle number and offset. When the FW322 is cycle
master, this register is transmitted with the cycle start message. When the FW322 is not cycle master, this
register is loaded with the data field in an incoming cycle start. In the event that the cycle start message is not
received, the fields can continue incrementing on their own (if programmed) to maintain a local time reference.
Table 92. Isochronous Cycle Timer Register
Bit
Field
Name
Type
Default
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
cycleSeconds
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
RWU
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
cycleCount
cycleOffset
相關(guān)PDF資料
PDF描述
FW323 1394A PCI PHY/Link Open Host Controller Interface
FW32305 1394A PCI PHY/Link Open Host Controller Interface
FW352
FW501 TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO
FW801A Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW32206 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW322061394 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW32206T100 制造商:AGERE 制造商全稱:AGERE 功能描述:1394a PCI PHY/Link Open Host Controller
FW323 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface
FW32305 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface