- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370260 > FW322 1394A PCI PHY/Link Open Host Controller Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | FW322 |
| 英文描述： | 1394A PCI PHY/Link Open Host Controller Interface |
| 中文描述： | 1394A端口物理層的PCI /鏈接開(kāi)放主機(jī)控制器接口 |
| 文件頁(yè)數(shù)： | 86/148頁(yè) |
| 文件大?。?/td> | 1723K |
| 代理商： | FW322 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
86
Lucent Technologies Inc.
FW322
1394A PCI PHY/Link Open Host Controller Interface
Data Sheet, Rev. 1
February 2001
Internal Registers
(continued)
Register:
Type:
Offset:
Interupt event register
Read/Set/Clear/Update
80h
set register
84h
clear register (returns the content of the interrupt event and interrupt mask registers
when read)
XXXX 0XXXh
Default:
Table 75. Interrupt Event Register Description
Bit
31
30
Field Name
Reserved
vendorSpecific
Type
R
RSC
Description
Reserved.
Bit 31 returns 0 when read.
This vendor-specific interrupt event is reported when serial ROM
read is complete.
Reserved.
Bits 29:27 return 0s when read.
The FW322 has received a PHY core register data byte which can
be read from the PHY core layer control register.
If bit 21 (cycleMaster) of the link control register is set, then this
indicates that over 125 ms have elapsed between the start of
sending a cycle start packet and the end of a subaction gap. The
link control register bit 21 (cycleMaster) is cleared by this event.
This event occurs when the FW322 encounters any error that
forces it to stop operations on any or all of its subunits, for
example, when a DMA context sets its dead bit. While this bit is
set, all normal interrupts for the context(s) that caused this inter-
rupt are blocked from being set.
A cycle start was received that had values for cycleSeconds and
cycleCount fields that are different from the values in bits 31:25
(cycleSeconds field) and bits 24:12 (cycleCount field) of the isoch-
ronous cycle timer register.
A lost cycle is indicated when no cycle_start packet is sent/
received between two successive cycleSynch events. A lost cycle
can be predicted when a cycle_start packet does not immediately
follow the first subaction gap after the cycleSynch event or if an
arbitration reset gap is detected after a cycleSynch event without
an intervening cycle start. This bit may be set either when it occurs
or when logic predicts that it will occur.
Indicates that the seventh bit of the cycle second counter has
changed.
Indicates that a new isochronous cycle has started. This bit is set
when the low-order bit of the cycle count toggles.
Indicates the PHY core requests an interrupt through a status
transfer.
Reserved
. Bit 18 returns 0 when read.
Indicates that the PHY core chip has entered bus reset mode.
A selfID Packet Stream Has Been Received.
It is generated at
the end of the bus initialization process. This bit is turned off simul-
taneously when bit 17 (busReset) is turned on.
29:27
26
Reserved
phyRegRcvd
R
RSCU
25
cycleTooLong
RSCU
24
unrecoverableError
RSCU
23
cycleInconsistent
RSCU
22
cycleLost
RSCU
21
cycle64Seconds
RSCU
20
cycleSynch
RSCU
19
PHY
RSCU
18
17
16
Reserved
busReset
selfIDcomplete
R
RSCU
RSCU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW323 | 1394A PCI PHY/Link Open Host Controller Interface |
| FW32305 | 1394A PCI PHY/Link Open Host Controller Interface |
| FW352 | |
| FW501 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| FW801A | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW32206 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW322061394 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW32206T100 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:1394a PCI PHY/Link Open Host Controller |
| FW323 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface |
| FW32305 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。