參數(shù)資料
型號(hào)： FW322
英文描述： 1394A PCI PHY/Link Open Host Controller Interface
中文描述： 1394A端口物理層的PCI /鏈接開放主機(jī)控制器接口
文件頁數(shù)： 76/148頁
文件大?。?/td> 1723K
代理商： FW322
76
Lucent Technologies Inc.
FW322
1394A PCI PHY/Link Open Host Controller Interface
Data Sheet, Rev. 1
February 2001
Internal Registers
(continued)
Table 65. Host Controller Control Register Description
Bit
31
30
Field Name
Reserved
noByteSwapData
Type
R
RSC
Description
Reserved.
Bit 31 returns 0 when read.
This bit is used to control byte swapping during host bus accesses
involving the data portion of 1394 packets. Data is swapped if
equal to 0, not swapped when equal to 1.
Reserved.
Bits 29:24 return 0s when read.
This bit informs upper-level software that lower-level software has
consistently configured the 1394a-2000 enhancements in the link
and PHY core. When this bit is 1, generic software such as the
OHCI driver is responsible for configuring 1394a-2000 enhance-
ments in the PHY core and bit 22 (aPhyEnhanceEnable) in the
FW322. When this bit is 0, the generic software may not modify the
1394a-2000 enhancements in the FW322 and cannot interpret the
setting of bit 22 (aPhyEnhanceEnable). This bit is initialized from
serial EEPROM.
When bits 23 (programPhyEnable) and 17 (linkEnable) are 1, the
OHCI driver can set this bit to use all 1394a-2000 enhancements.
When bit 23 (programPhyEnable) is set to 0, the software does not
change PHY enhancements or this bit.
Reserved.
Bits 21:20 return 0s when read.
Link Power Status.
This bit drives the LPS signal to the PHY core
within the FW322.
This bit is used to enable (1) or disable (0) posted writes. Software
should change this bit only when bit 17 (linkEnable) is 0.
This bit is cleared to 0 by either a hardware or software reset. Soft-
ware must set this bit to 1 when the system is ready to begin oper-
ation and then force a bus reset. This bit is necessary to keep
other nodes from sending transactions before the local system is
ready. When this bit is cleared, the FW322 is logically and immedi-
ately disconnected from the 1394 bus, no packets are received or
processed, and no packets transmitted.
When this bit is set, all FW322 states are reset, all FIFOs are
flushed, and all OHCI registers are set to their hardware reset
values unless otherwise specified. PCI registers are not affected
by this bit. This bit remains set while the softReset is in progress
and reverts back to 0 when the reset has completed.
Reserved.
Bits 15:0 return 0s when read.
29:24
23
Reserved
programPhyEnable
R
RC
22
aPhyEnhanceEnable
RSC
21:20
19
Reserved
LPS
R
RS
18
postedWriteEnable
RSC
17
linkEnable
RSU
16
SoftReset
RSU
15:0
Reserved
R
相關(guān)PDF資料
PDF描述
FW323 1394A PCI PHY/Link Open Host Controller Interface
FW32305 1394A PCI PHY/Link Open Host Controller Interface
FW352
FW501 TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO
FW801A Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW32206 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW322061394 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW32206T100 制造商:AGERE 制造商全稱:AGERE 功能描述:1394a PCI PHY/Link Open Host Controller
FW323 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface
FW32305 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*