- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW322 1394A PCI PHY/Link Open Host Controller Interface PDF資料下載
參數(shù)資料
| 型號： | FW322 |
| 英文描述： | 1394A PCI PHY/Link Open Host Controller Interface |
| 中文描述： | 1394A端口物理層的PCI /鏈接開放主機控制器接口 |
| 文件頁數(shù)： | 87/148頁 |
| 文件大?。?/td> | 1723K |
| 代理商： | FW322 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Lucent Technologies Inc.
87
Data Sheet, Rev. 1
February 2001
FW322
1394A PCI PHY/Link Open Host Controller Interface
Internal Registers
(continued)
Table 75. Interrupt Event Register Description
(continued)
Bit
15:10
9
Field Name
Reserved
lockRespErr
Type
RU
RU
Description
Reserved.
Bits 15:10 return 0s when read.
Indicates that the FW322 sent a lock response for a lock request to
a serial bus register, but did not receive an ack_complete.
Indicates that a host bus error occurred while the FW322 was
trying to write a 1394 write request, which had already been given
an ack_complete, into system memory.
Isochronous Receive DMA Interrupt.
Indicates that one or more
isochronous receive contexts have generated an interrupt. This is
not a latched event; it is the ORing of all bits in the isochronous
receive interrupt event and isochronous receive interrupt mask
registers. The isochronous receive interrupt event register indi-
cates which contexts have interrupted.
Isochronous Transmit DMA Interrupt.
Indicates that one or more
isochronous transmit contexts have generated an interrupt. This is
not a latched event; it is the ORing of all bits in the isochronous
transmit interrupt event and isochronous transmit interrupt mask
registers. The isochronous transmit interrupt event register indi-
cates which contexts have interrupted.
Indicates that a packet was sent to an asynchronous receive
response context buffer and the descriptor
’
s xferStatus and
resCount fields have been updated.
Indicates that a packet was sent to an asynchronous receive
request context buffer and the descriptor
’
s xferStatus and
resCount fields have been updated.
Asynchronous Receive Response DMA Interrupt.
This bit is
conditionally set upon completion of an ARRS DMA context
command descriptor.
Asynchronous Receive Request DMA Interrupt.
This bit is
conditionally set upon completion of an ARRQ DMA context
command descriptor.
Asynchronous Response Transmit DMA Interrupt.
This bit is
conditionally set upon completion of an ATRS DMA command.
Asynchronous Request Transmit DMA Interrupt.
This bit is
conditionally set upon completion of an ATRQ DMA command.
8
postedWriteErr
RSCU
7
isochRx
RSCU
6
isochTx
RSCU
5
RSPkt
RSCU
4
RQPkt
RSCU
3
ARRS
RSCU
2
ARRQ
RSCU
1
respTxComplete
RSCU
0
reqTxComplete
RSCU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW323 | 1394A PCI PHY/Link Open Host Controller Interface |
| FW32305 | 1394A PCI PHY/Link Open Host Controller Interface |
| FW352 | |
| FW501 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| FW801A | Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW32206 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW322061394 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface |
| FW32206T100 | 制造商:AGERE 制造商全稱:AGERE 功能描述:1394a PCI PHY/Link Open Host Controller |
| FW323 | 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface |
| FW32305 | 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。