- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296050 > GS8182S18BD-250I (GSI TECHNOLOGY) 1M X 18 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8182S18BD-250I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 1M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 11/37頁 |
| 文件大?。?/td> | 564K |
| 代理商： | GS8182S18BD-250I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
GS8182S08/09/18/36BD-400/375/333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03b 6/2010
19/37
2007, GSI Technology
AC Electrical Characteristics
Parameter
Symbol
-400
-375
-333
-300
-250
-200
-167
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Clock
K, K Clock Cycle Time
C, C Clock Cycle Time
tKHKH
tCHCH
2.5
8.4
2.67
8.4
3.0
8.4
3.3
8.4
4.0
8.4
5.0
8.4
6.0
8.4
ns
tTKC Variable
tKCVar
—
0.2
—
0.2
—
0.2
—
0.2
—
0.2
—
0.2
—
0.2
ns
6
K, K Clock High Pulse Width
C, C Clock High Pulse Width
tKHKL
tCHCL
1.0
—
1.13
—
1.2
—
1.32
—
1.6
—
2.0
—
2.4
—
ns
K, K Clock Low Pulse Width
C, C Clock Low Pulse Width
tKLKH
tCLCH
1.0
—
1.13
—
1.2
—
1.32
—
1.6
—
2.0
—
2.4
—
ns
K to K High
C to C High
tKHKH
tCHCH
1.0
—
1.13
—
1.35
—
1.49
—
1.8
—
2.2
—
2.7
—
ns
K to K High
C to C High
tKHKH
tCHCH
1.0
—
1.13
—
1.35
—
1.49
—
1.8
—
2.2
—
2.7
—
ns
K, K Clock High to C, C Clock High
tKHCH
0
1.1
0
1.2
0
1.3
0
1.45
0
1.8
0
2.3
0
2.8
ns
DLL Lock Time
tKCLock
1024
—
1024
—
1024
—
1024
—
1024
—
1024
—
1024
—
cy
cl
e
6
K Static to DLL reset
tKCReset
30
—
30
—
30
—
30
—
30
—
30
—
30
—
ns
Output Times
K, K Clock High to Data Output Valid
C, C Clock High to Data Output Valid
tKHQV
tCHQV
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
—
0.5
ns
4
K, K Clock High to Data Output Hold
C, C Clock High to Data Output Hold
tKHQX
tCHQX
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.5
—
ns
4
K, K Clock High to Echo Clock Valid
C, C Clock High to Echo Clock Valid
tKHCQV
tCHCQV
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
—
0.5
ns
K, K Clock High to Echo Clock Hold
C, C Clock High to Echo Clock Hold
tKHCQX
tCHCQX
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.5
—
ns
CQ, CQ High Output Valid
tCQHQV
—
0.25
—
0.25
—
0.25
—
0.27
—
0.30
—
0.35
—
0.40
ns
8
CQ, CQ High Output Hold
tCQHQX
–0.25
—
–0.25
—
–0.25
—
–0.27
—
–0.30
—
–0.35
—
–0.40
—
ns
8
CQ Phase Distortion
tCQHCQH
0.9
—
1.0
—
1.10
—
1.24
—
1.55
—
1.95
—
2.45
—
ns
K Clock High to Data Output High-Z
C Clock High to Data Output High-Z
tKHQZ
tCHQZ
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
—
0.5
ns
4
K Clock High to Data Output Low-Z
C Clock High to Data Output Low-Z
tKHQX1
tCHQX1
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.5
—
ns
4
Setup Times
Address Input Setup Time
tAVKH
0.4
—
0.4
—
0.4
—
0.4
—
0.5
—
0.6
—
0.7
—
ns
1
Control Input Setup Time (RW, LD)
tIVKH
0.4
—
0.4
—
0.4
—
0.4
—
0.5
—
0.6
—
0.7
—
ns
2
Control Input Setup Time (BWX,
NWX)
tIVKH
0.28
—
0.28
—
0.28
—
0.3
—
0.35
—
0.4
—
0.5
—
ns
3
Data Input Setup Time
tDVKH
0.28
—
0.28
—
0.28
—
0.3
—
0.35
—
0.4
—
0.5
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8182S18BD-300I | 1M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| GS8182T08GBD-167IT | 2M X 8 DDR SRAM, 0.5 ns, PBGA165 |
| GS82032AT-4I | 64K X 32 CACHE SRAM, 10 ns, PQFP100 |
| GS8342S36AE-200S | 1M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS880Z18CT-250IVT | 512K X 18 ZBT SRAM, QFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8182S18D-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 18MBIT 1MX18 0.45NS 165FBGA - Trays |
| GS8182S18D-250I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 18MBIT 1MX18 0.45NS 165FPBGA - Trays |
| GS8182S36BD-167 | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays |
| GS8182S36BD-167I | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays |
| GS8182S36BD-200 | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。