參數(shù)資料
型號: GT-48212
廠商: Galileo Technology Services, LLC
英文描述: Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級交換式 10+10/100 BaseX以太網(wǎng)控制器)
中文描述: 先進(jìn)的交換式以太網(wǎng)控制器的10 10/100 BaseX(高級交換式10 10/100 BaseX以太網(wǎng)控制器)
文件頁數(shù): 123/135頁
文件大?。?/td> 1619K
代理商: GT-48212
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
LEO
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
88
Revision 1.2
Table 25: Sniffer and Aging Timer, Offset: 0x0C
B i t s
Field N ame
Funct ion
Init i al Va lu e
0
SniffEn
Sniffer Enable
0 - Sniffer mode is disabled
1 - Sniffer mode is enabled
0x0
4:1
SrcSniff
These bits specify the Source Sniffer channel
0x0
8:5
TrgSniff
These bits specify the Target Sniffer channel
Note: 0XE (14d) specifies the CPU as the target sniffer
0x0
14:9
Aging Timer
These bits specify the value of the aging timer. See
"Address Aging" on page 30 for more information.
0x1E
Table 26: Serial Parameters 10 Register, Offset: 0x10
B i t s
Field N a me
Funct ion
Init ia l Va lue
3-0
JAM_LENGTH
4 bits to determine the JAM_Length (in BackPressure).
The step is 0.8mSec. The value of the JAM_Length can
vary between 0.8mS to 12mSec
0100b
(3.2mSec)
10-4
JAM_IPG
7 bits to determine the JAM_IPG. The step is 100nSec
(1 bit time). The JAM_IPG vary between 1 bit time to
128.
0010000b (16-
bit time)
17-11
IPG_JAM_TO_DAT
A
7 bits to determine the IPG JAM to DATA. The step is
100nSec (1 bit time). The JAM_IPG vary between 1 bit
time to 128.
0011110b (30-
bit time)
24:18
IPGData
Inter-Packet Gap (IPG) Data.
The step is 100ns (1 bit-time). The default value is 96
decimal (9.6
s). Note that the IPG during jam varies
between 1 bit-time and 128 bit-times.
096d
31:25
DataBlind
Data Blinder.
DataBlind is the inhibit time. The time the GT-482xx port
does not look at the line to decide to transmit.The range
is 0 to 96 in 100ns increments. The default is 64 decimal
(6.4us).
064d
Table 27: Serial Parameters 100 Register, Offset: 0x78
B i t s
Field N ame
Funct ion
Initial Va lue
1:0
JAM_Length
2 bits to determine the JAM_Length (in BackPressure)
as follows:
00 - 2K nibbles
01 - 4K nibbles
10 - 8K nibbles
11 - 10K nibbles
11b (10K nib-
bles)
相關(guān)PDF資料
PDF描述
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級高速緩存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級通信協(xié)議(以太網(wǎng)、快速以太網(wǎng)、HDLC)控制器)
GT5-2/1S-HU RECTANGULAR CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
GT48300-A1-BBE-C08 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI