- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67672 > GT-48212 (Galileo Technology Services, LLC) Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | GT-48212 |
| 廠商： | Galileo Technology Services, LLC |
| 英文描述： | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器) |
| 中文描述： | 先進(jìn)的交換式以太網(wǎng)控制器的10 10/100 BaseX（高級(jí)交換式10 10/100 BaseX以太網(wǎng)控制器） |
| 文件頁(yè)數(shù)： | 124/135頁(yè) |
| 文件大小： | 1619K |
| 代理商： | GT-48212 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)當(dāng)前第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
L
E
O
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
Revision 1.2
89
6:2
JAM_IPG
5 bits to determine the JAM_IPG. The step is 10nSec (1
bit time). The JAM_IPG vary between 1 bit time to 32.
01000b (8 bit
time)
11:7
IPG_JAM_TO_DATA
5 bits to determine the IPG JAM to DATA. The step is
10nSec (1 bit time). The JAM_IPG vary between 1 bit
time to 32.
10000b (16 bit
time)
16:12
IPGData
Inter-Packet Gap (IPG): The IPG varies between 12 bit-
times (0x3) and 124 bit-times (0x1F). The step is
40ns@100mbs or 400 ns@10mbs (4 bit-times). The
default value is 18 hex, or 0.96us@100mbs
(9.6uS@10mbs).
Value should be written in hexadecimal format.
Note: These bits may be changed only when PortEn bits
are set to 0 in all Port Control registers (Port is disabled).
0x18 = 24 deci-
mal
21:17
DataBlind
Data Blinder:
The number of nibbles from the beginning of the IFG, in
which the GT-482xx will restart the IFG counter when
detecting a carrier activity. Following this value, the GT-
482xx will enter the Data Blinder zone and will not reset
the IFG counter to ensure fair access to the medium.
Value should be written in hexadecimal format.
The default is 10 hex (64 bit times - 2/3 of the default
IFG). The step is 40ns (4 bit-times). Valid range is 3 to
1F hex nibbles.
Note: These bits may be changed only when PortEn bits
are set to 0 in all Port Control registers (Port is disabled).
0x10 = 16 deci-
mal
25:22
Reserved
0x0
Table 28: Watchdog and Tx Threshold Register, Offset: 0x14
B it s
Field N a m e
Funct ion
Init ia l Va lue
3:0
TxWatTim
Tx Watchdog Timer.
For 100 Mbps operation, the default value of the timer is
63msec and the range is between 10.5mSec and
168msec, in 10.5 ms steps. For 10 Mbps operation, the
default value of the timer is 630msec and the range is
between 105ms to 1680ms, in 105 ms steps. Valid val-
ues: 1 to F hex.
Value should be written in hexadecimal format.
0x6 (63 ms @
100Mbps; 630 ms
@ 10 Mbps)
8:4
ChainNu
Chain Number. These bits specify the number of entries
in a chain in the Address Table
0x08 (16 entries)
Table 27: Serial Parameters 100 Register, Offset: 0x78 (Continued)
B it s
Field N a m e
Funct ion
Init ial Va lu e
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT-64010A | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器) |
| GT-64012 | Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級(jí)高速緩存控制器) |
| GT-64111 | System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器) |
| GT-96100A | Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級(jí)通信協(xié)議（以太網(wǎng)、快速以太網(wǎng)、HDLC）控制器) |
| GT5-2/1S-HU | RECTANGULAR CONNECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT48212-A6-PBB1C000 | 制造商:Marvell 功能描述: |
| GT48212-A6-PBB-C000 | 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays |
| GT48300-A1-BBE1C083 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083 |
| GT48300-A1-BBE-C000 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000 |
| GT48300-A1-BBE-C08 | 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。