參數(shù)資料
型號(hào): GT-48212
廠商: Galileo Technology Services, LLC
英文描述: Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高級(jí)交換式 10+10/100 BaseX以太網(wǎng)控制器)
中文描述: 先進(jìn)的交換式以太網(wǎng)控制器的10 10/100 BaseX(高級(jí)交換式10 10/100 BaseX以太網(wǎng)控制器)
文件頁(yè)數(shù): 63/135頁(yè)
文件大?。?/td> 1619K
代理商: GT-48212
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
L
E
O
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
Revision 1.2
33
7.
PACKET FORWARDING
This section details the procedures used to forward packets with the following conditions:
Unicast packet to a local port
Multicast packet to local ports and the CPU
Packet destined for the CPU (Multicast, or Unicast packet from the GT-482xx to the CPU)
Unicast/Multicast packet from the CPU to the GT-482xx
7.1
Forwarding a Unicast Packet to a Local Port
The sequence for forwarding a Unicast packet to a local port is as follows:
1.
The incoming packet is fed to the Rx FIFO (there is a 64x32-bit Rx FIFO for the 10M ports and 128x32-
bit Rx FIFO for the 100M ports) and is transferred to an empty block in the Receive Buffer area of DRAM.
2.
In parallel, an address recognition cycle is performed for both the DA and the SA. The GT-482xx uses
the DA’s corresponding Port Number to queue the packet to the appropriate local port.
3.
At the end of an error-free packet transfer, packet information is written to the appropriate port’s transmit
descriptor. This information includes the Byte Count and the Receive Buffer Block Address which is
pointed to by the Write Pointer.
4.
The Write Pointer of the outgoing port’s transmit descriptor is incremented. The GT-482xx transmits
whenever the Write Pointer is not equal to the Read Pointer.
5.
At the end of the packet transmit process, the GT-482xx increments the Read Pointer and clears the
appropriate bit in the Empty List.
7.2
Forwarding a Multicast Packet
The GT-482xx forwards Multicast packets to all local ports and the CPU using the same mechanism as described
for Unicast packets. The GT-482xx has the ability to forward Multicast packets to a management CPU for inter-
vention routing, if desired.
7.3
Forwarding a Packet to the CPU
Systems that utilize a CPU (CpuEn of the Global Control register) can receive packets from the GT-482xx using a
simple slave interface. This includes the following packet types:
Unicast packets destined for the CPU (port number in the Address Table equal to 14d)
Multicast packets
Unknown packets (if set by ForwUnk bit in the Global Control Register)
IGMP packets
BPDU messages
Sniffer packets when the CPU is the target sniffer
EASE packets
The CPU transmit descriptor queues are used to store the outgoing packets from the GT-482xx ports to the CPU,
and to pass New_Address messages to the CPU. The GT-482xx does not DMA packets to the CPU. The CPU
reads the descriptors and then accesses the buffer contents directly from the GT-482xx’s SDRAM. The GT-482xx
provides the CPU with one descriptor at a time (in a dedicated, single register). The CPU can then access the
packet in the SDRAM (read/write) and provide an End_Of_Packet message to the GT-482xx, in a dedicated regis-
ter so that the GT-482xx will free the buffer in DRAM.
There are two packet queues (high and low priority). Each queue has the following data structure components:
CPU_Tx_Hi/Low_Desc register. These two registers (one for high priority and one for the low-priority
queue) are loaded with the next descriptor. Each 64-bit register holds the next descriptor, a
New_Address message or an Errored Source address to the CPU. When the GT-482xx has a new CPU
descriptor, it attempts to write it into one of the CPU_Tx_Hi/Low_Desc registers (depending on priority).
The new descriptor is written to the register provided that bit 31 of the second word is cleared. Bit 31 of
相關(guān)PDF資料
PDF描述
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(帶PCI接口用于R4XXX/ R5000 系列 CPUs的系統(tǒng)控制器)
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000處理器的二級(jí)高速緩存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系統(tǒng)控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信協(xié)議的高級(jí)通信協(xié)議(以太網(wǎng)、快速以太網(wǎng)、HDLC)控制器)
GT5-2/1S-HU RECTANGULAR CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
GT48300-A1-BBE-C08 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI