參數(shù)資料
型號: HC05J5AGRS
英文描述: 68HC(7)05J5A General Release Specification
中文描述: 68HC(7)05J5A總發(fā)行規(guī)格
文件頁數(shù): 24/106頁
文件大小: 1366K
代理商: HC05J5AGRS
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
3-2
CENTRAL PROCESSING UNIT
For More Information On This Product,
Go to: www.freescale.com
MC68HC05J5A
REV 2.1
3.2
ACCUMULATOR (A)
The accumulator is a general purpose 8-bit register as shown in
Figure 3-1
. The
CPU uses the accumulator to hold operands and results of arithmetic calculations
or non-arithmetic operations. The accumulator is not affected by a reset of the
device.
3.3
INDEX REGISTER (X)
The index register shown in
Figure 3-1
is an 8-bit register that can perform two
functions:
Indexed addressing
Temporary storage
In indexed addressing with no offset, the index register contains the low byte of
the operand address, and the high byte is assumed to be $00. In indexed
addressing with an 8-bit offset, the CPU finds the operand address by adding the
index register content to an 8-bit immediate value. In indexed addressing with a
16-bit offset, the CPU finds the operand address by adding the index register
content to a 16-bit immediate value.
The index register can also serve as an auxiliary accumulator for temporary
storage. The index register is not affected by a reset of the device.
3.4
STACK POINTER (SP)
The stack pointer shown in
Figure 3-1
is a 16-bit register. In MCU devices with
memory space less than 64k-bytes the unimplemented upper address lines are
ignored. The stack pointer contains the address of the next free location on the
stack. During a reset or the reset stack pointer (RSP) instruction, the stack pointer
is set to $00FF. The stack pointer is then decremented as data is pushed onto the
stack and incremented as data is pulled off the stack.
When accessing memory, the ten most significant bits are permanently set to
0000000011. The six least significant register bits are appended to these ten fixed
bits to produce an address within the range of $00FF to $00C0. Subroutines and
interrupts may use up to 64($C0) locations. If 64 locations are exceeded, the
stack pointer wraps around and overwrites the previously stored information. A
subroutine call occupies two locations on the stack and an interrupt uses five
locations.
3.5
PROGRAM COUNTER (PC)
The program counter shown in
Figure 3-1
is a 16-bit register. In MCU devices
with memory space less than 64k-bytes the unimplemented upper address lines
are ignored. The program counter contains the address of the next instruction or
operand to be fetched.
F
Freescale Semiconductor, Inc.
n
.
相關PDF資料
PDF描述
HC05J5GRS 68HC05J5 General Release Specification
HC05JB3GRS 68HC05JB3 and 68HC705JB3 General Release Specification
HC05JB4GRS 68HC(7)05JB4 General Release Specification
HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 68HC05K3 General Release Specification
相關代理商/技術參數(shù)
參數(shù)描述
HC05J5GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05J5 General Release Specification
HC05JB3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JB3 and 68HC705JB3 General Release Specification
HC05JB4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC(7)05JB4 General Release Specification
HC05JJ6GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification