參數資料
型號: HC05J5AGRS
英文描述: 68HC(7)05J5A General Release Specification
中文描述: 68HC(7)05J5A總發(fā)行規(guī)格
文件頁數: 94/106頁
文件大?。?/td> 1366K
代理商: HC05J5AGRS
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
B-2
MC68HC05J5A
REV 2.1
STOPMD — STOP Mode Option
1 =
STOP mode is selected.
0 =
STOP mode is converted to HALT mode.
IRQTRIG — IRQ, PA0-PA3 Interrupt Option
1 =
Edge-triggered only.
0 =
Edge-and-level-triggered.
PULLREN — Port A and B Pull-up/down Option
1 =
Connected.
0 =
Disconnected
PAINTEN — PA0-PA3 External Interrupt Option
1 =
External interrupt capability on PA0-PA3 disabled.
0 =
External interrupt capability on PA0-PA3 enabled.
OSCDLY — Oscillator Delay Option
1 =
224 internal clock cycles.
0 =
4064 internal clock cycles.
LVREN — LVR Option
1 =
Low Voltage Reset circuit enabled.
0 =
Low Voltage Reset circuit disabled.
COP_EN — COP Watchdog Timer Option
1 =
Disabled.
0 =
Enabled.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料
PDF描述
HC05J5GRS 68HC05J5 General Release Specification
HC05JB3GRS 68HC05JB3 and 68HC705JB3 General Release Specification
HC05JB4GRS 68HC(7)05JB4 General Release Specification
HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 68HC05K3 General Release Specification
相關代理商/技術參數
參數描述
HC05J5GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05J5 General Release Specification
HC05JB3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JB3 and 68HC705JB3 General Release Specification
HC05JB4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC(7)05JB4 General Release Specification
HC05JJ6GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification