- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371772 > HC05J5AGRS 68HC(7)05J5A General Release Specification PDF資料下載
參數(shù)資料
| 型號： | HC05J5AGRS |
| 英文描述： | 68HC(7)05J5A General Release Specification |
| 中文描述： | 68HC（7）05J5A總發(fā)行規(guī)格 |
| 文件頁數(shù)： | 66/106頁 |
| 文件大?。?/td> | 1366K |
| 代理商： | HC05J5AGRS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
9-8
16-BIT TIMER
MC68HC05J5A
REV 2.1
Reading the ICH inhibits further captures until the ICL is also read. Reading the
ICL after reading the timer status register (T1SR) clears the ICF flag bit. does not
inhibit transfer of the free-running counter. There is no conflict between reading
the ICL and transfers from the free-running timer counters. The input capture reg-
isters always contain the free-running timer counter value which corresponds to
the most recent input capture.
NOTE
To prevent interrupts from occurring between readings of the ICH and ICL, set the
I bit in the condition code register (CCR) before reading ICH and clear the I bit
after reading ICL.
9.4
TIMER1 CONTROL REGISTER (T1CR)
The timer control register is shown in
Figure 9-11
performs the following func-
tions:
Enables input capture interrupts
Enables output compare interrupts
Enables timer overflow interrupts
Control the active edge polarity of the TCAP signal on pin PB0/TCAP
Reset clears all the bits in the T1CR with the exception of the IEDG bit which is
unaffected.
ICIE - INPUT CAPTURE INTERRUPT ENABLE
This read/write bit enables interrupts caused by an active signal on the PB0/
TCAP pin. Reset clears the ICIE bit.
1 =
Input capture interrupts enabled.
0 =
Input capture interrupts disabled.
T1OIE - TIMER OVERFLOW INTERRUPT ENABLE
This read/write bit enables interrupts caused by a timer1 overflow. Reset clears
the T1OIE bit.
1 =
Timer1 overflow interrupts enabled.
0 =
Timer1 overflow interrupts disabled.
BIT 7
BIT 6
0
BIT 5
BIT 4
0
BIT 3
0
BIT 2
0
BIT 1
BIT 0
0
T1CR
$0012
R
W
ICIE
T1OIE
IEDG
reset:
0
0
0
0
0
0
U
0
U = UNAFFECTED BY RESET
Figure 9-11. Timer Control Register (T1CR)
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| HC05J5GRS | 68HC05J5 General Release Specification |
| HC05JB3GRS | 68HC05JB3 and 68HC705JB3 General Release Specification |
| HC05JB4GRS | 68HC(7)05JB4 General Release Specification |
| HC05JJ6GRS | 68HC05JJ6 and 68HC05JP6 General Release Specification |
| HC05K3GRS | 68HC05K3 General Release Specification |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HC05J5GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05J5 General Release Specification |
| HC05JB3GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JB3 and 68HC705JB3 General Release Specification |
| HC05JB4GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC(7)05JB4 General Release Specification |
| HC05JJ6GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification |
| HC05K3GRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。