- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1923 > HSP43220JC-33Z (Intersil)IC DECIMATING DGTL FILTER 84PLCC PDF資料下載
參數(shù)資料
| 型號： | HSP43220JC-33Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 16/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DECIMATING DGTL FILTER 84PLCC |
| 標準包裝： | 15 |
| 濾波器類型： | 數(shù)字 |
| 濾波器數(shù)： | 4 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 84-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 84-PLCC（29.21x29.21） |
| 包裝： | 管件 |
4
FN2486.10
October 10, 2008
Integrator Section
The data from the shifter goes to the Integrator section.
This is a cascade of 5 integrator (or accumulator) stages,
which implement a low pass filter. Each accumulator is
implemented as an adder followed by a register in the feed
forward path. The integrator is clocked by the sample clock,
CK_IN as shown in Figure 2. The bit width of each integrator
stage goes from 66 bits at the first integrator down to 26 bits
at the output of the fifth integrator. Bit truncation is performed
at each integrator stage because the data in the integrator
stages is being accumulated and thus is growing, therefore
the lower bits become insignificant, and can be truncated
without losing significant data.
There are three signals that control the integrator section;
they are H_STAGES, H_BYP and RESET. In Figure 2 these
control signals have been decoded and are labelled
INT_EN1 - INT_EN5. The order of the filter is loaded via the
control bus and is called H_STAGES. H_STAGES is
decoded to provide the enables for each integrator stage.
When a given integrator stage is selected, the feedback path
is enabled and the integrator accumulates the current data
sample with the previous sum. The integrator section can be
put in bypass mode by the H_BYP bit. When H_BYP or
RESET is asserted, the feedback paths in all integrator
stages are cleared.
Decimation Register
The output of the Integrator section is latched into the
Decimation Register by CK_DEC. The output of the
Decimation register is cleared when RESET is asserted. The
HDF decimation rate = H_DRATE +1, which is defined as
HDEC for convenience.
FIGURE 1. HIGH ORDER DECIMATION FILTER FIGURE
FIGURE 2. INTEGRATOR
HDF FILTER SECTION
DEC
REG
INTEGRATOR
INPUT
REG
COMB FILTER
ROUND
REG
26
16
TO FIR
16
19
26
66
16
ISTART
COMB_EN1-5
H_GROWTH
INT_EN1-5
RESET
5
CK_IN
CK_DEC
TO FIR
STARTIN
STARTOUT
START
LOGIC
RESET
ASTARTIN
CK_IN
DATA
IN
ISTART
RESET
H_DRATE
H_BYP
CK_IN
CLOCK
DIVIDER
CONTROL
REGISTER LOGIC
A0-1
WR
CS
C_BUS
COMB_EN1-5
65
5
H_GROWTH
INT_EN1-5
CK DEC
5
6
DATA
SHIFTER
MUX
INT_EN5
REG
66
63
0
MUX
INT_EN4
REG
53
0
MUX
INT_EN3
REG
43
0
MUX
INT_EN2
REG
35
0
MUX
INT_EN1
REG
26
0
FROM
SHIFTER
TO
DECIMATION
REGISTER
CK
IN
∑
HSP43220
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IA188EM-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA188ES-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA6805E2PLC44IR0 | IC MCU 8BIT 5MHZ 44PLCC |
| IA82050-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
| IA82510-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43220TM-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| HSP43220TM-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| HSP43220VC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HSP43220VC-33 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP43481 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。